## 1. OVERVIEW

The CF7101Hx/WF7101Hx series are crystal oscillator module CMOS ICs with f0 adjustment function. It supports 16 MHz to 100 MHz fundamental-frequency and $+125^{\circ} \mathrm{C}$ operation. The oscillator circuit stage has a voltage regulator drive, which reduces current consumption and frequency deviation due to fluctuations in the supply voltage. Even with an f0 adjustment function built in, the miniature chip size enables it to be implemented in a 1612 or 2016 size package.

## 2. FEATURES

■ Operating supply voltage : 1.6 V to 3.63 V

- Recommended oscillation frequency (Fundamental-frequency) : 16 MHz to 100 MHz
- Output frequency $: 0.25 \mathrm{MHz}$ to 100 MHz
- Operating temperature
: -40 to $+125^{\circ} \mathrm{C}$
- Chip size
: $\mathrm{X}=0.6 \mathrm{~mm}, \mathrm{Y}=0.62 \mathrm{~mm}$
- Output level
: CMOS
- Embedded memory
: Nonvolatile memory (OTP: One Time Programmable)
- f0 adjustment function
- Adjustment method : OTP Memory writing
- Oscillator load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right): 5 \mathrm{pF}$
- Frequency adjustment range $: \pm 30 \mathrm{ppm}(\mathrm{min})$
- Frequency adjustment resolution : $1.5 \mathrm{ppm} /$ bit (max)
- Frequency division function
- Setting method
: OTP Memory writing
- Selectable divider's ratio : $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64$
- Phase noise characteristics (typ.) $\mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \quad:-87 \mathrm{dBc} / \mathrm{Hz} @ 10 \mathrm{~Hz},-140 \mathrm{dBc} / \mathrm{Hz} @ 1 \mathrm{kHz},-157 \mathrm{dBc} / \mathrm{Hz} @ 100 \mathrm{kHz}$
(The ratings above are values obtained by measurements using NPC evaluation standard crystal element)
- Output 3-state function
- Low standby current (oscillator stopped, power saving pull-up resistor)
- Oscillation detection circuit built-in


## 3. BLOCK DIAGRAM



## 4. VERSION NAME CONVENTION

The version name comprises 1alphanumeric characters [A-C].
The meaning of the character in each figure is:
A : Flip Chip Bonding
7101Hx
B : Wire Bonding Type I
C : Wire Bonding Type II

Pad layout designator

## 5. PAD DIMENSIONS

(1) Chip size ${ }^{* 1} \quad: X=0.60 \mathrm{~mm}, \mathrm{Y}=0.62 \mathrm{~mm}$
(2) Rear surface : V ${ }_{\text {SS }}$ potential
(3) Pad aperture size $: 80 \mu \mathrm{~m} \times 80 \mu \mathrm{~m}$
(4) Chip form
*1: The chip size is the value measured between scribe line centers.
Pad Dimensions

| No. | X | Y | Version name |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7101 HA | 7101 HB | 7101 HC |
| 1 | -206 | -216 | XT | XTN | XT |
| 2 | 206 | -216 | XTN | XT | XTN |
| 3 | 206 | 30 | VDD | INHN | VSS |
| 4 | 206 | 216 | Q | VSS | Q |
| 5 | -206 | 216 | VSS | Q | VDD |
| 6 | -206 | 30 | INHN | VDD | INHN |



## 6. PAD DESCRIPTION

| Name | I/O |  |
| :---: | :---: | :--- |
| XT | I | Function |
| XTN | O | Connect crystal between XT and XTN pins. |
| VDD | - | Supply voltage |
| Q <br> (SDA) | O <br> $(\mathrm{I} / \mathrm{O})$ | Oscillator output <br> fosc, fosc/2, fosc/4, fosc/8, fosc/16, fosc/32, fosc/64 frequency output. <br> In program mode, SDA pin is the serial interface data input/output. |
| VSS | - | Ground |
| INHN | I | Output state control input (Inhibit) pin. <br> Oscillator is stopped in standby mode when LOW. <br> (SCL) <br> (I) <br> Pull-up resistor built-in. <br> In program mode, SCL pin is the serial interface Clock input. |

I: input pin, O: output pin, $\mathrm{f}_{\mathrm{OSC}}$ : oscillator frequency
7. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Rating | Unit | Remarks |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | Voltage between VDD and VSS | -0.3 to +4.5 | V | $* 1$ |
| Program input voltage range | $\mathrm{V}_{\mathrm{PP}}$ | Voltage between INHN and VSS | -0.3 to +6.75 | V | $* 1, * 5$ |
| Input voltage range 1 | $\mathrm{~V}_{\mathrm{IN} 1}$ | INHN pin | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | $* 1, * 2, * 5$ |
| Input voltage range 2 | $\mathrm{~V}_{\mathrm{IN} 2}$ | XT pin | -0.3 to +2.5 | V | $* 1, * 2$ |
| Output voltage range 1 | $\mathrm{~V}_{\text {OUT1 }}$ | Q pin | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | $* 1, * 2, * 5$ |
| Output voltage range 2 | $\mathrm{~V}_{\text {OUT2 }}$ | XTN pin | -0.3 to +2.5 | V | $* 1, * 2$ |
| Output current | $\mathrm{I}_{\text {OUT }}$ | Q pin | $\pm 20$ | mA | $* 3$ |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ | $* 3$ |
| Storage temperature range | $\mathrm{T}_{\mathrm{STG}}$ | Chip form wafer form | -55 to +150 | ${ }^{\circ} \mathrm{C}$ | $* 4$ |

*1: Absolute maximum ratings are the values that must never be exceeded, even for a moment. This product may suffer breakdown if any one of these parameter ratings is exceeded. Operation and characteristics are guaranteed only when the product is operated at recommended supply voltage range.
*2: $\mathrm{V}_{\mathrm{DD}}$ is the $\mathrm{V}_{\mathrm{DD}}$ value of recommended operating conditions.
*3: Do not exceed the absolute maximum ratings. If they are exceeded, device characteristics and reliability will be degraded.
*4: When stored alone in nitrogen or vacuum atmosphere.
*5: Refer to "10. RECOMMENDED OPERATING CONDITIONS (OTP MEMORY PROGRAMMING)" for OTP memory programming.

## 8. RECOMMENDED OPERATING CONDITIONS

Since it may influence the reliability if it is used out of the recommended operating conditions range, this product should be used within this range. Refer to "10. RECOMMENDED OPERATING CONDITIONS (OTP MEMORY PROGRAMMING)" for OTP memory programming.

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit | Remarks |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillator frequency | $\mathrm{f}_{\text {OSC }}$ | $\mathrm{V}_{\mathrm{DD}}=1.6$ to 3.63 V | 16 |  | 100 | MHz | $* 1$ |
| Output frequency | $\mathrm{f}_{\text {OUT }}$ | $\mathrm{V}_{\mathrm{DD}}=1.6$ to 3.63 V | 0.25 |  | 100 | MHz |  |
| Operating supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | Voltage between VDD and VSS | 1.6 |  | 3.63 | V | $* 2$ |
| Input voltage 1 | $\mathrm{~V}_{\mathrm{IN} 1}$ | INHN pin | $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| Input voltage 2 | $\mathrm{V}_{\mathrm{IN} 2}$ | XT pin | $\mathrm{V}_{\mathrm{SS}}$ |  | 2.0 | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{a}}$ |  | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Output load capacitance | $\mathrm{C}_{\mathrm{L}}$ | Q pin |  |  | 15 | pF |  |
| OTP Memory data retention |  | $\mathrm{Ta}=-40$ to $125^{\circ} \mathrm{C}$ | 10 |  |  | year |  |

*1: The oscillation frequency is a yardstick value and the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.
*2: For stable operation of this product, mount a ceramic chip capacitor of $0.01 \mu \mathrm{~F}$ or larger between VDD and VSS in close proximity to IC (within 3 mm ). Wiring pattern between IC and capacitor should be as thick as possible.
9. ELECTRICAL CHARACTERISTICS

### 9.1. DC Characteristics

9.1.1. Current consumption ( $\mathrm{f}_{\mathrm{OSC}}=\mathbf{4 0 M H z}$ )
$\mathrm{V}_{\mathrm{DD}}=1.6$ to $3.63 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted

*1: The consumption current $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{C}_{\mathrm{LOUT}}\right)$ with a load capacitance $\left(\mathrm{C}_{\mathrm{LOUT}}\right)$ connected to the Q pin is given by the following equation, where $\mathrm{I}_{\mathrm{DD}}$ is the no-load consumption current and $\mathrm{f}_{\text {OUT }}$ is the output frequency.

$$
\mathrm{I}_{\mathrm{DD}}\left(\mathrm{C}_{\mathrm{LOUT}}\right)[\mathrm{mA}]=\mathrm{I}_{\mathrm{DD}}[\mathrm{~mA}]+\mathrm{C}_{\mathrm{LOUT}}[\mathrm{pF}] \times \mathrm{V}_{\mathrm{DD}}[\mathrm{~V}] \times \mathrm{f}_{\mathrm{OUT}}[\mathrm{MHz}] \times 10^{-3}
$$

### 9.1.2. Current consumption ( $\mathrm{f}_{\mathrm{OSC}}=\mathbf{9 6 M H z}$ )

$\mathrm{V}_{\mathrm{DD}}=1.6$ to $3.63 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted

*1: The consumption current $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{C}_{\mathrm{LOUT}}\right)$ with a load capacitance $\left(\mathrm{C}_{\mathrm{LOUT}}\right)$ connected to the Q pin is given by the following equation, where $\mathrm{I}_{\mathrm{DD}}$ is the no-load consumption current and $\mathrm{f}_{\mathrm{OUT}}$ is the output frequency.

$$
\mathrm{I}_{\mathrm{DD}}\left(\mathrm{C}_{\mathrm{LOUT}}\right)[\mathrm{mA}]=\mathrm{I}_{\mathrm{DD}}[\mathrm{~mA}]+\mathrm{C}_{\mathrm{LOUT}}[\mathrm{pF}] \times \mathrm{V}_{\mathrm{DD}}[\mathrm{~V}] \times \mathrm{f}_{\mathrm{OUT}}[\mathrm{MHz}] \times 10^{-3}
$$

### 9.1.3. Other DC characteristics

$\mathrm{V}_{\mathrm{DD}}=1.6$ to $3.63 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted

| Parameter | Symbol | Conditions |  | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | Q pin, <br> Measurement circuit 2, $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} \\ -0.4 \end{gathered}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | Q pin, <br> Measurement circuit 2, $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |  | $0.9 \mathrm{~V}_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| LOW-level output voltage | $\mathrm{V}_{\text {OL }}$ | Q pin, <br> Measurement circuit $3, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0 |  | 0.4 | V |
|  |  | Q pin, <br> Measurement circuit 3, $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  | 0 |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
| HIGH-level input voltage | $\mathrm{V}_{\text {IH }}$ | INHN pin, Measurement circuit 4 |  | $0.7 \mathrm{~V}_{\text {DD }}$ |  |  | V |
| LOW-level input voltage | $\mathrm{V}_{\text {IL }}$ | INHN pin, Measurement circuit 4 |  |  |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| Output leakage current | $\mathrm{I}_{\mathrm{z}}$ | Q pin, $\mathrm{INHN}=\mathrm{V}_{\text {SS }}$ <br> Measurement circuit 5 | $\mathrm{Q}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Q}=\mathrm{V}_{\text {SS }}$ | -10 |  |  |  |
| Standby current | $\mathrm{I}_{\text {ST }}$ | Measurement circuit 1, |  |  |  | 10 | $\mu \mathrm{A}$ |
| pull-up resistance | $\mathrm{R}_{\text {PU1 }}$ | INHN pin, Measurement circuit 4 |  | 1 | 2 | 3 | $\mathrm{M} \Omega$ |
|  | $\mathrm{R}_{\text {PU2 }}$ | INHN pin, Measurement circuit 4 |  | 50 | 100 | 200 | $\mathrm{k} \Omega$ |
| Oscillator feedback resistance | $\mathrm{R}_{\mathrm{f}}$ | Measurement circuit 6 |  | 50 | 100 | 200 | k $\Omega$ |

### 9.2. Oscillator Characteristics

$\mathrm{V}_{\mathrm{DD}}=1.6$ to $3.63 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation start voltage | $\mathrm{V}_{\text {STR }}$ | $\mathrm{V}_{\mathrm{DD}}$ slowly increasing, Measurement circuit 7 |  |  | 1.5 | V |
| Frequency adjustment range | $\Delta \mathrm{f} / \mathrm{f}$ | F0 Code : $00 \mathrm{H}(=60 \mathrm{H})$ Center, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> F0 Code range $=01 \mathrm{H}$ to FFH | $\pm 30$ |  |  | ppm |
| Frequency <br> adjustment resolution | $\Delta f_{\text {Res }}$ | F0 Code : $00 \mathrm{H}(=60 \mathrm{H})$ Center, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> Frequency fluctuation by 1 code unit in the Frequency adjustment range |  |  | 1.5 | ppm |
| Oscillator minimum load capacitance | $\mathrm{C}_{\text {LMIN }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}} \text { minimum setting, } \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{~F} 0 \text { Code }=01 \mathrm{H}, \mathrm{CLS} \text { Code }=0 \mathrm{H} \end{aligned}$ |  | 3.25 |  | pF |
| Oscillator maximum load capacitance | $\mathrm{C}_{\text {LMAX }}$ | $\mathrm{C}_{\mathrm{L}}$ maximum setting, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> F0 Code $=\mathrm{FFH}$, CLS Code $=3 \mathrm{H}$ |  | 9.83 |  | pF |
| Oscillator start time | $\mathrm{t}_{\text {STA }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}$ applied (rising edge: $0-90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ ), $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ ratings nominal, Measurement circuit 7 |  |  | 2 | ms |

## Notes

The ratings above are values obtained by measurements using NPC evaluation standard crystal element on a standards testing jig.
Ratings may have wide tolerances due to crystal element characteristics; thorough evaluation is recommended. The recommended crystal element characteristics are $\mathrm{R} 1 \leq 20 \Omega, \mathrm{C} 0=1.5 \mathrm{pF}$ and $\gamma=300$.

## Timing Diagrams

$\mathrm{t}_{\mathrm{VDD}}$ : The rise time of the power supply from 0 V to $0.9 \mathrm{~V}_{\mathrm{DD}}$


Oscillator start time

### 9.3. Clock Output Characteristics

$\mathrm{V}_{\mathrm{DD}}=1.6$ to $3.63 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted

| Parameter | Symbol | Conditions |  | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise time | Tr | Q pin, Measurement circuit 1, $\mathrm{C}_{\text {Lout }}=15 \mathrm{pF}$,$0.1 \mathrm{~V}_{\mathrm{DD}} \rightarrow 0.9 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=1.6$ to 2.25 V |  | 1.8 | 5.0 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.25$ to 2.97 V |  | 1.2 | 3.0 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.97$ to 3.63 V |  | 0.9 | 2.5 | ns |
| Fall time | Tf | Q pin, Measurement circuit 1, $\mathrm{C}_{\text {Lout }}=15 \mathrm{pF}$,$0.9 \mathrm{~V}_{\mathrm{DD}} \rightarrow 0.1 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=1.6$ to 2.25 V |  | 1.8 | 5.0 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.25$ to 2.97 V |  | 1.2 | 3.0 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.97$ to 3.63 V |  | 0.9 | 2.5 | ns |
| Output duty cycle | DUTY | Q pin, Measurement circuit 1,$\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{LOUT}} \leq 15 \mathrm{pF}$ |  | 45 | 50 | 55 | \% |
| Output enable delay time | $\mathrm{t}_{\mathrm{OE}}$ | Q pin, Measurement circuit 7, design value, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{C}_{\text {LOUT }} \leq 15 \mathrm{pF}, \mathrm{INHN}=$ Low $\rightarrow$ High |  |  |  | 2 | ms |
| Output disable delay time | $\mathrm{t}_{\mathrm{OD}}$ | Q pin, Measurement circuit 7, design value, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{C}_{\text {LOUT }} \leq 15 \mathrm{pF}$, $\mathrm{INHN}=\mathrm{High} \rightarrow$ Low |  |  |  | 200 | ns |

## Notes

The ratings above are values obtained by measurements using NPC evaluation standard crystal element on a
standards testing jig.
Ratings may have wide tolerances due to crystal element characteristics; thorough evaluation is recommended.

## Timing Diagrams



Outputs witching waveform

*When INHN goes HIGH to LOW, the Q output becomes high impedance.
*When INHN goes LOW to HIGH, the Q output goes LOW once and then becomes normal output operation after having detected oscillation signals.

## 10. RECOMMENDED OPERATING CONDITIONS (OTP MEMORY PROGRAMMING)

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit | Remarks |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 3.0 |  | 3.63 | V | $* 1$ |
| OTP memory programming <br> supply voltage | $\mathrm{V}_{\mathrm{PP}}$ | SCL(INHN) pin | 6.25 | 6.5 | 6.75 | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{a}}$ |  | 0 |  | +50 | ${ }^{\circ} \mathrm{C}$ |  |

*1: For stable operation of this product, mount a ceramic chip capacitor of $0.01 \mu \mathrm{~F}$ or larger between VDD and VSS in close proximity to IC (within 3 mm ). Wiring pattern between IC and capacitor should be as thick as possible.

## 11. ELECTRICAL CHARACTERISTICS (OTP MEMORY PROGRAMMING)

### 11.1. DC Characteristics (2-wire type serial interface)

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL(INHN) pin <br> HIGH-level input voltage | $\mathrm{V}_{\text {IHC }}$ | SCL(INHN) pin | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ +1.7 \mathrm{~V} \end{gathered}$ |  |  | V |
| SCL(INHN) pin <br> LOW-level input voltage | $\mathrm{V}_{\text {ILC }}$ | SCL(INHN) pin |  |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| SDA(Q) pin <br> HIGH-level input voltage | $\mathrm{V}_{\text {IHD }}$ | SDA(Q) pin | $0.7 \mathrm{~V}_{\text {DD }}$ |  |  | V |
| SDA(Q) pin <br> LOW-level input voltage | $\mathrm{V}_{\text {ILD }}$ | SDA(Q) pin |  |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| SDA(Q) pin <br> HIGH-level output voltage | $\mathrm{V}_{\text {OHD }}$ | $\mathrm{SDA}(\mathrm{Q})$ pin, $\mathrm{I}_{\text {OHD }}=-0.1 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ -0.4 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| SDA(Q) pin <br> LOW-level output voltage | $\mathrm{V}_{\text {OLD }}$ | $\mathrm{SDA}(\mathrm{Q}) \mathrm{pin}, \mathrm{I}_{\text {OLD }}=0.1 \mathrm{~mA}$ | 0 |  | 0.4 | V |

### 11.2. AC Characteristics (2-wire serial interface)

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | After program start condition | 25 |  | 500 | kHz |
| Start condition setup time | $\mathrm{t}_{\text {SU; STA }}$ |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Start condition hold time | $\mathrm{t}_{\mathrm{HD} ; \text { STA }}$ |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Data setup time | $\mathrm{t}_{\text {Su; }{ }_{\text {DAT }}}$ |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Data hold time | $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Stop condition setup time | $\mathrm{t}_{\text {su;STo }}$ |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Stop condition hold time | $\mathrm{t}_{\text {su:STow }}$ | Write the data to OTP memory | 0.3 |  |  | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\mathrm{HD} ; \text { STOR }}$ | Read the data to OTP memory Access the registers | 0.2 |  |  | $\mu \mathrm{s}$ |
| OTP memory write time | $\mathrm{t}_{\mathrm{w}}$ |  | 150 | 200 | 250 | $\mu \mathrm{s}$ |
| SCL LOW-period | $\mathrm{t}_{\text {Low }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| SCL HIGH-period | $\mathrm{t}_{\text {HIGH }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| SCL rise time | $\mathrm{t}_{\mathrm{r}}$ | 20\% $\rightarrow 80 \%$ |  |  | 0.2 | $\mu \mathrm{s}$ |
| SCL fall time | $\mathrm{t}_{\mathrm{fS}}$ | $80 \% \rightarrow 20 \%$ |  |  | 0.2 | $\mu \mathrm{s}$ |
| Read data delay time | $\mathrm{t}_{\mathrm{RD}}$ | $\mathrm{C}_{\text {LOUT }}=15 \mathrm{pF}$ |  |  | 0.5 | $\mu \mathrm{s}$ |

Timing Diagrams


Serial interface timing diagrams

## 12. FUNCTIONAL DESCRIPTION

### 12.1. INHN Function

The INHN pin switches the IC between normal operating/standby mode and serial interface mode, depending on the input voltage.
When INHN is left open-circuit or tied to HIGH level, the IC is in normal operating mode.
When INHN is tied to LOW level, the IC enters standby mode. The Q output becomes high-impedance and the oscillator circuit stops.
When the INHN pin voltage is between $\mathrm{V}_{\mathrm{IHC}}$ and $\mathrm{V}_{\mathrm{PP}}(4.7 \mathrm{~V}[\mathrm{~min}] \sim 6.75 \mathrm{~V}[\mathrm{max}])$, the device enters serial interface mode. For more information about serial interface mode, see sections 12.4 and 12.5 .

| INHN pin | Q pin | Oscillator | Mode |
| :---: | :---: | :---: | :---: |
| HIGH or Open | $\mathrm{f}_{\text {OUT }}$ | Operating | Normal operating mode |
| LOW | Hi-Z | Stopped | Standby mode |
| $\mathrm{V}_{\text {IHC }} \leq \mathrm{V}_{\text {PP }}(\mathrm{SCL})$ | SDA | Operating | Serial interface mode |

### 12.2. Power Saving Pull-up Resistor

The INHN pin pull-up resistance changes its value to $\mathrm{R}_{\mathrm{PU} 1}$ or $\mathrm{R}_{\mathrm{PU} 2}$ in response to the input level (HIGH or LOW).
When INHN is tied to LOW level, the pull-up resistance becomes large ( $\mathrm{R}_{\mathrm{PU1}}$ ), thus reducing the current consumed by the resistance. When INHN is left open circuit or tied to HIGH level, the pull-up resistance becomes small ( $\mathrm{R}_{\mathrm{PU} 2}$ ), and the internal circuit of INHN becomes HIGH level.
Consequently, the IC is less susceptible to the effects of noise, helping to avoid problems such as the output stopping suddenly.

### 12.3. Oscillation Detection Function and Power ON Reset Function

The 7101 series have an oscillation detection circuit.
The oscillation detection circuit disables the output until crystal oscillation becomes stable when oscillation circuit starts up. This function avoids the abnormal oscillation during initial power up and when started again using INHN.
When oscillation is detected, the serial interface internal circuits are initialized and the data written to OTP memory is read out.

### 12.4. OTP (One Time Programmable) Memory Function and Register Function

### 12.4.1. OTP Memory, Register Map

The 7101 series has a 4-bit address used to access the OTP memory or register.
Users can use addresses 0 H to 5 H and FH . Addresses 6 H to EH are used for NPC device testing. Accessing addresses 6 H to EH is prohibited to prevent unstable operation.

During normal operation, f0 adjustment data and internal settings data in OTP memory are loaded after oscillation detection. You use settings data by writing to the OTP memory.
Backup memory is used when you want to change data written in memory to other data. Data in backup memory side is enabled by writing " 1 " to the OTS bit of address 3 H (OT4).

You can check the f0 adjustment and various settings using the register before data is written to the OTP memory

| Address | Memory | Function | Symbol | R/W | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0H | OTP | f0 adjustment memory | OT1 | R/W | 0H |
| 1H |  | f0 adjustment memory backup | OT2 | R/W | 0H |
| 2 H |  | Internal setting memory | OT3 | R/W | OH |
| 3H |  | Internal setting memory backup | OT4 | R/W | 0H |
| 4H | Register | f0 adjustment register | F0 | W | Don't care |
| 5H | Register | Internal setting register | DEF | R/W | 0H |
| 6H-EH | Unusable (for IC testing) |  |  |  |  |
| FH | Register | OTP Memory Test Register | PTM | W | 0H |

12.4.2. OTP Memory (Address: $\mathbf{0 H}$ to $\mathbf{3 H}$ )


When the OTS bit is 0 , OT1 and OT3 data is output. When the OTS bit is 1 , the backup data is selected, and OT2 and OT4 data is output.


OTP Memory(AD0H ~ AD3H)
Block diagram of the OTP memory and register

### 12.4.3. f0 Adjustment Register F0 (Address: 4H)

$\square$

The F0 register is directly linked to the capacitor array connected to the XT and XTN terminals of the oscillator. It supports 255 gradations of adjustment, from 01 H (minimum oscillator load capacitance code) to FFH (maximum oscillator load capacitance code).The F0 register is set to the F0 [7:0]=60H when the F0 $[7: 0]=00 \mathrm{H}$ setting. This setting is in the OTP memory initial value 00 H , is intended to be in the $\mathrm{CL}=5 \mathrm{pF}$. Refer to the following table for code settings (design values).

| Bit | Function |  | Capacitance (pF) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | "ON"" | "OFF" | XT | XTN |
| b0 | 1 | 0 | 0.04 | 0.04 |
| b1 | 1 | 0 | 0.08 | 0.08 |
| b2 | 1 | 0 | 0.16 | 0.16 |
| b3 | 1 | 0 | 0.32 | 0.32 |
| b4 | 1 | 0 | 0.64 | 0.64 |
| b5 | 1 | 0 | 1.28 | 1.28 |
| b6 | 1 | 0 | 2.56 | 2.56 |
| b7 | 1 | 0 | 5.12 | 5.12 |

$\mathrm{C}_{\mathrm{L}}$ : Load capacitance setting ${ }^{{ }^{* 1}}$

| Dec. | Hex. | Code |  |  |  |  |  |  |  | Capacitance array |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}} \\ (\mathrm{pF}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | $\begin{gathered} \text { XT } \\ (\mathrm{pF}) \end{gathered}$ | $\begin{aligned} & \hline \text { XTN } \\ & (\mathrm{pF}) \end{aligned}$ |  |
| 0 | 00 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 3.84 | 3.84 | 5.15 |
| 1 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.04 | 0.04 | 3.25 |
| 2 | 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.08 | 0.08 | 3.27 |
| 3 | 03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0.12 | 0.12 | 3.29 |
| 4 | 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.16 | 0.16 | 3.31 |


| 88 | 58 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 3.52 | 3.52 | 4.99 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 89 | 59 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 3.56 | 3.56 | 5.01 |
| 90 | 5 A | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 3.60 | 3.60 | 5.03 |
| 91 | 5 B | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 3.64 | 3.64 | 5.05 |
| 92 | 5 C | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 3.68 | 3.68 | 5.07 |
| 93 | 5 D | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 3.72 | 3.72 | 5.09 |
| 94 | 5 E | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 3.76 | 3.76 | 5.11 |
| 95 | 5 F | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 3.80 | 3.80 | 5.13 |
| 96 | 60 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 3.84 | 3.84 | 5.15 |
| 97 | 61 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 3.88 | 3.88 | 5.17 |


| 252 | FC | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 10.08 | 10.08 | 8.27 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 253 | FD | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 10.12 | 10.12 | 8.29 |
| 254 | FE | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 10.16 | 10.16 | 8.31 |
| 255 | FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 10.20 | 10.20 | 8.33 |

*1: Settings when CLS adjustment code is 0 H .

### 12.4.4. Internal Settings Register DEF (Address: 5H)

|  | b7 | b5 | b4 4 b3 | b2 |
| :---: | :---: | :---: | :---: | :---: | b0

The DEF register is an internal settings register. It can switch the internal state, such as switching the frequency division factor. If you change the DEF register, in order to confirm that the state has changed, writes to f0 adjustment register without exiting the serial interface mode. Along with the f0 adjustment register set value, it outputs the oscillation frequency of the modified internal state. Bits 5-7 are for NPC device testing. When writing, write data 0 to this register.

## Divider select bits DSL[2:0]

The DSL bits switch the frequency division conditions. The DSL[2:0]=7H setting is for NPC device testing. Its use is prohibited to prevent unstable operation.

| Output frequency | DSL[2:0] |
| :---: | :---: |
| f 0 output | 0 H |
| $\mathrm{f} 0 / 2$ output | 1 H |
| $\mathrm{f} 0 / 4$ output | 2 H |
| $\mathrm{f} 0 / 8$ output | 3 H |
| $\mathrm{f} 0 / 16$ output | 4 H |
| $\mathrm{f} 0 / 32$ output | 5 H |
| $\mathrm{f} 0 / 64$ output | 6 H |
| Unusable | 7 H |

## $\mathbf{C}_{\mathbf{L}} \underline{\text { offset adjustment bits CLS }} \mathbf{1 : 0 ]}$

The CLS bits switch the oscillator load capacitance offset adjustment value (design values). When the code 00 H of f 0 adjustment register has been set, CLS will be invalid.

| $\mathbf{C}_{\mathrm{L}}$ set value | CLS[1:0] |
| :---: | :---: |
| $\mathrm{C}_{\mathrm{L}}$ | 0 H |
| $\mathrm{C}_{\mathrm{L}}+0.5 \mathrm{pF}$ | 1 H |
| $\mathrm{C}_{\mathrm{L}}+1.0 \mathrm{pF}$ | 2 H |
| $\mathrm{C}_{\mathrm{L}}+1.5 \mathrm{pF}$ | 3 H |

### 12.4.5. OTP Memory Test Register PTM (Address: FH)



The PTM bits switch the read condition to confirm strength of writing in OTP memory.Margin-1 Read Mode provides a read condition to confirm state of strength of writing in OTP memory. The OTP Memory Test Register is set to the Margin-1 Read Mode when the PTM[1:0]=3H setting. After writing the 3 H in PTM, lead the Memory without exiting the serial interface mode. If you can correctly read the codes that you wrote in OTP memory, the strength of writing in OTP memory is guaranteed.

| PTM[1:0] | Mode |
| :---: | :--- |
| 0H | User Mode (Normal Mode) |
| 3H | Margin-1 Read Mode |

12.4.6. The factory setting for the IC

The following table shows the settings of the IC function in memory initial value.

| Function | State |
| :---: | :--- |
| Use memory | Main memory(Initial) |
|  | Selectable memory: Main memory or $\quad$ Backup memory |
| $\mathrm{f0} 0$ adjustment <br> capacitor array | $\mathrm{C}_{\mathrm{L}=5.15 \mathrm{pF} \text { (Initial) }}^{\text {Selectable CL capacitance value range: } 3.25 \mathrm{pF} \sim 9.83 \mathrm{pF}}$ |
| frequency division <br> conditions | Fundamental (Initial) <br> Selectable division setting: Fundamental, $\mathrm{f}_{\mathrm{OSC}} / 2, \mathrm{f}_{\mathrm{OSC}} / 4, \mathrm{f}_{\mathrm{OSC}} / 8, \mathrm{f}_{\mathrm{OSC}} / 16, \mathrm{f}_{\mathrm{OSC}} / 32, \mathrm{f}_{\mathrm{OSC}} / 64$ |

### 12.5. 2-Wire Serial Interface

### 12.5.1. Serial Interface Start Condition

Oscillation detection is required to initialize the serial interface internal circuits. Start the serial interface when the oscillation startup time ( $\mathrm{t}_{\text {STA }}$ ) has elapsed after power is applied. When the device is disabled using INHN pin control (INHN = LOW), start the serial interface when the enable delay time ( $\mathrm{t}_{\mathrm{OE}}$ ) has elapsed after setting INHN open circuit or HIGH level. This start condition also applies when restarting after the serial interface is stopped.

### 12.5.2. Programming Start/Stop Conditions

Data is sent and received using a 2 -wire serial interface comprising SCL (INHN clock line) and SDA (Q data line).

Hold SCL and SDA both HIGH level when the serial interface is not transferring data. Device access starts when SDA goes from HIGH to LOW with SCL held HIGH (START condition), and then data can be transferred. Conversely, device access ends when SDA goes from LOW to HIGH with SCL held HIGH (STOP condition). These conditions can be accepted during data transfer, so data transfer should always start with the START condition and end with the STOP condition. See section 12.5.3 for details about the data transfer format.


Programming start/stop condition waveform
When a voltage $\mathrm{V}_{\mathrm{IHC}}$ is applied to SCL, the output from the Q pin is disabled, and the device is in communication state. If the SCL clock is LOW level for 250 us (Typ.) or longer during communications state ${ }^{*}$ ), the interface is initialized and communication ends.

*:When SCL isn't change from $L$ state to $\mathbf{H}$ state for 250us(Typ.), the interface will be initialized automatically

## Reset timer operation

### 12.5.3. Register and OTP Memory Data Transfer Format

The register and OTP memory data transfer formats are described below. Data is always transferred with LSB first.

## Data Write Format

The transmitting device sends the START condition and 8-bit data comprising the write operation code (101), address, followed by a LOW-level 8th bit. Followed by 8-bit data, 16-bit transfers in total, and then send the STOP condition.
When writing data to the register, data is written into the register in sync with the $16^{\text {th }}$ rising edge on SCL. When writing to OTP memory, specify the OTP memory address and send the data and STOP condition. . After sending the STOP condition, maintain the write state $\left(\mathrm{SCL}=\mathrm{V}_{\mathrm{PP}}, \mathrm{SDA}=\mathrm{V}_{\mathrm{IHD}}\right)$ during the OTP memory write time $\left(\mathrm{t}_{\mathrm{W}}\right)$. Once the OTP memory write time has elapsed, set SDA to LOW level ( $\mathrm{V}_{\text {ILD }}$ ).
To end serial communication and return to normal operation, set SCL to LOW level ( $\mathrm{V}_{\text {ILC }}$ ) after the STOP condition, and set SDA open circuit (Hi-Z).

## Register write timing (Address: 4H)



## Register write timing (Address: 5H or FH)



## OTP Memory write timing



## Data Read Format

When reading from OTP memory, the transmitter sends the START condition and 7-bit data comprising the read operation code (010) and address, followed by a LOW-level $8^{\text {th }}$ bit. SDA goes open circuit (Hi-Z) on the SCL falling edge after 8 bits have been sent, and then data is output from SDA in sync with the SCL falling edge. The procedure for returning to normal operation is the same as that described in section 12.5.3.1.


### 12.5.4. f0 Adjustment Flow Chart

The following adjustment flow is an example. The flow will vary depending on the required frequency precision, manufacturing process, and adjustment environment. This example does not show DSL or CLS setting.


When adjusting the frequency using the register, start the interface when the oscillation startup time $\left(\mathrm{t}_{\text {STA }}\right)$ or enable delay time ( $\mathrm{t}_{\mathrm{OE}}$ ) has elapsed after applying the START condition (see section 12.5.1).

After the interface starts, write data to the register. After writing to the DEF register (after sending the STOP condition), you can continue and write to the F0 register by sending the START condition.

After writing to the F0 register (after sending the STOP condition), monitor the frequency on the Q output.

After the serial interface stops, check whether the target frequency is achieved, and readjust as necessary.

When writing to OTP memory, start the interface when the oscillation startup time $\left(\mathrm{t}_{\mathrm{STA}}\right)$ has elapsed after sending the START condition (see section 12.5.1).

After the interface starts, write the adjustment code obtained by the register write.

After writing to OTP memory (after sending the STOP condition), monitor the frequency on the $Q$ output or read the OTP memory to check the written data, as necessary.

## 13. REFERENCE DATA (7101 TYPICAL CHARACTERISTICS)

The following characteristics are measured using the crystal below.
Note that the characteristics will vary with the crystal used.
Crystal used for measurement

| Parameter | 40 MHz | 80 MHz | 100 MHz |
| :---: | :---: | :---: | :---: |
| $\mathrm{C} 0(\mathrm{pF})$ | 1.5 | 2.4 | 2.1 |
| $\mathrm{R} 1(\Omega)$ | 27.5 | 6.3 | 8.1 |



Crystal parameters

### 13.1. Current Consumption

[Measurement condition] $\mathrm{Ta}=25^{\circ} \mathrm{C}$, no load, F0Code $=00 \mathrm{H}$




### 13.2. Negative resistance

[Measurement condition] $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, Measurement circuit 8


The figures show the measurement result of the crystal equivalent circuit $\mathrm{C}_{0}$ capacitance, connected between the XT and XTN pins. They were performed with Agilent 4396B using the NPC test jig.
They may vary in a measurement jig, and measurement environment.

### 13.3. Drive Level

[Measurement condition] $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{F} 0 \mathrm{Code}=00 \mathrm{H}$, Measurement circuit 9

$-\mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz}$
$\boldsymbol{a f}_{\mathrm{OSC}}=100 \mathrm{MHz}$
$\mathrm{DL}=\left(\mathrm{IX} \mathrm{tal}^{2} \times \operatorname{Re}\right.$

I X'tal : Current though Crystal(RMS)
Re : Crystal's effective resistance

## Notes

The ratings above are values obtained by measurements using NPC evaluation standard crystal element on a standards testing jig.
Ratings may have wide tolerances due to crystal element characteristics; thorough evaluation is recommended.

### 13.4. Phase Noise

[Measurement condition] $\mathrm{Ta}=25^{\circ} \mathrm{C}$
[Measurement equipment] Signal Source Analyzer Agilent E5052B
$\boldsymbol{a}_{\text {OUT }}=40 \mathrm{MHz}$, F0Code $=00 \mathrm{H}$, DEFCode $=00 \mathrm{H}$

$\boldsymbol{\bullet}_{\text {OUT }}=100 \mathrm{MHz}$, F0Code $=00 \mathrm{H}$, DEFCode $=00 \mathrm{H}$


## Notes

The ratings above are values obtained by measurements using NPC evaluation standard crystal element on a standards testing jig.
Ratings may have wide tolerances due to crystal element characteristics; thorough evaluation is recommended.

### 13.5. Output Waveform

[Measurement condition] $\quad \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Measurement circuit 1
[Measurement equipment] Oscilloscope Agilent DSO80604B, Differential probe 1134A (Probe head E2678A)
$\mathbf{q f}_{\text {OUT }}=40 \mathrm{MHz}$, F0Code $=00 \mathrm{H}$, DEFCode $=00 \mathrm{H}$

$\boldsymbol{q f}_{\text {OUT }}=100 \mathrm{MHz}$, F0Code $=00 \mathrm{H}$, DEFCode $=00 \mathrm{H}$


## 13.6. f0 Adjustment

[Measurement condition] $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$



■ $\mathrm{f}_{\text {OUT }}=100 \mathrm{MHz}$, DEFCode $=00 \mathrm{H}$



## Notes

The ratings above are values obtained by measurements using NPC evaluation standard crystal element on a standards testing jig.
Ratings may have wide tolerances due to crystal element characteristics; thorough evaluation is recommended.
13.7. Frequency Deviation with Voltage
[Measurement condition] $\mathrm{Ta}=25^{\circ} \mathrm{C}$
$-\mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz}$, F0Code $=00 \mathrm{H}$, DEFCode $=00 \mathrm{H}$

$\square \mathrm{f}_{\text {OSC }}=100 \mathrm{MHz}$, F0Code $=00 \mathrm{H}$, DEFCode $=00 \mathrm{H}$


## Notes

The ratings above are values obtained by measurements using NPC evaluation standard crystal element on a standards testing jig.
Ratings may have wide tolerances due to crystal element characteristics; thorough evaluation is recommended.

## 14. MEASUREMENT CIRCUITS

These measurement circuits are used for the evaluation of the electrical and switching characteristics.

## Notes

Connect the bypass capacitors, specified in the measurement circuits, VDD/-VSS.
Connect the bypass capacitors and load resistors with wiring pattern as short as possible (less than 3 mm length). If the wiring pattern is too long, the desired characteristics cannot be obtained.

### 14.1. Measurement Circuit $1 \quad I_{D D}, I_{S T}$, DUTY, $\mathbf{t r}$, $\mathbf{t f}$



| Measurement item | SW1 | SW2 |
| :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | OFF | OFF |
| $\mathrm{I}_{\mathrm{ST}}$ | ON or OFF | ON |
| DUTY, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | ON | OFF |

14.2. Measurement Circuit $2 \quad \mathrm{~V}_{\mathrm{OH}}$

14.3. Measurement Circuit $3 \quad V_{\text {OL }}$

14.4. Measurement Circuit $4 \quad R_{\text {PU1 }}, R_{\text {PU } 2}, V_{I H}, V_{\text {IL }}$

14.5. Measurement Circuit $5 \quad I_{Z}$

14.6. Measurement Circuit $6 \quad \mathbf{R}_{\mathrm{f}}$

14.7. Measurement Circuit $7 \quad \mathbf{V}_{\mathrm{STR}}, \mathbf{V}_{\mathrm{STO}}, \mathbf{t}_{\mathbf{S T A}}, \mathrm{t}_{\mathrm{OE}}, \mathrm{t}_{\mathrm{OD}}$


### 14.8. Measurement Circuit 8 NR


14.9. Measurement Circuit 9 DL

15. WAFER SURFACE ALIGNMENT DIAGRAM

Wafer size: $200 \mathrm{~mm} \pm 0.5 \mathrm{~mm}$
Scribe line width: $60 \mu \mathrm{~m}$


## 16. CROSS SECTION STRUCTURE

### 16.1. PAD Cross Section Structure


*Film thicknesses of mention is a value in the designs as above and is not the actual value in the chip.

### 16.2. Seal Ring and Scribe Line Cross Section Structure


*Widths of mention is a value in the designs as above and is not the actual value in the chip.
<Notes on UBM formation>
In UBM (Under Bump Metal) formation to the mounting pad electrode by electroless plating, UBM is similarly formed on the scribe line TEG and the metal exposed part of the accessory. So mask process covering the scribe line is required to prevent these effects.

## 17. USAGE AND PRECAUTIONS

This product is designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools, and measurement equipment. This product is not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment.
If you wish to use this product in equipment requiring extremely high level of reliability, please contact our sales department or representative in advance.
In the event that this product is used in such equipment, please take scrupulous care and apply fail-safe techniques including redundancy and malfunction prevention in order to prevent damage to life, health, property, or infrastructure etc. in case there is some malfunction in the product.

Please pay your attention to the following points at time of using the products shown in this document.

1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products.
If you wish to use the Products in that apparatus, please contact our sales section in advance.
In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.
2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass production products.
5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

## SEIKO NPC CORPORATION

NPC

