# NPC

# OVERVIEW

The 5420 series are LV-PECL output VCXO ICs that provide a wide frequency pulling range. They employ bipolar oscillator circuit and recently developed varicap diode fabrication process that provides a low phase noise characteristic and a wide frequency pulling range without any external components. The 5420 series are ideal for wide pulling range, low phase noise, VCXO modules.

# FEATURES

- VCXO with recently developed varicap diode built-in
- Oscillator: Fundamental frequency oscillation
- Output frequency: 100 to 250MHz
- Operating supply voltage range: 2.97 to 3.63V
- Oscillator frequency range (for fundamental oscillation):

100 to 170MHz (B version) 150 to 200MHz (C version) 200 to 250MHz (D version)

- -40 to +105°C operating temperature range
- Differential LV-PECL output
- Output enable (OE) active selectable function Selectable Hi-Active or Low-Active by bonding wire

• Wide frequency pulling range (typ)

 $\pm 130$  ppm@B version, V<sub>C</sub>=1.65 $\pm 1.65$ V, f<sub>OUI</sub>=122.88MHz ( $\gamma$ =330, C<sub>0</sub>=1.6pF)

- $\pm 120 ppm@C \ version, V_C \!\!=\!\! 1.65 \!\!\pm\! 1.65 V, f_{OUT} \!\!=\!\! 155.52 MHz \ (\gamma \!\!=\!\! 330, C_0 \!\!=\!\! 1.5 pF)$
- \* D version: TBD
- Low phase noise (typ): -125dBc/Hz@B version, 1kHz Offset, f<sub>OUT</sub>=122.88MHz (γ=330, C<sub>0</sub>=1.6pF)
  - -157dBc/Hz@B version, 10MHz Offset, four=122.88MHz
  - -125dBc/Hz@C version, 1kHz Offset,  $f_{OUT}$ =155.52MHz ( $\gamma$ =330, C<sub>0</sub>=1.5pF)
  - -157dBc/Hz@C version, 10MHz Offset,  $f_{OUT}$ =155.52MHz

\* D version: TBD

## **APPLICATIONS**

Base station, SONET/SDH, Ethernet, Fibre Channel, LTE

## SERIES CONFIGURATION

Version Name	Recommended operating frequency range $\left( f_{OSC}  ight)^{*1} [MHz]$	Output frequency (f <sub>OUT</sub> )
5420B	100MHz to 170MHz	$f_{OSC}$
5420C	150MHz to 200MHz	$f_{OSC}$
(5420D) <sup>*2</sup>	200MHz to 250MHz	$f_{OSC}$

\*1. The recommended oscillation frequency is a yardstick value derived from the resonator used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to resonator characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

The recommended characteristics for the crystal element are:

 $R_1 < 20\Omega, C_0 < 1.5 pF$ 

\*2. The version name in parentheses has been developed.

#### **ORDERING INFORMATION**

Device	Package	Version name
WF5420x-4	Wafer form	WF5420 -4
CF5420x-4	Chip form	CF: Chip(Die) form

# PAD LAYOUT

(Unit: µm)



## **PIN DESCRIPTION and PAD COORDINATES**

No	Dim	<b>1/0</b> *1	Decarintian	Pad Coordinat	es (Unit:μm)
INO.	ГШ	ю	Description	X	Y
1	XT	Ι		-595.0	116.0
2	XTN	0	Crystal connection pin	-595.0	-159.0
3	VC	Ι	Control voltage input pin	-200.2	-370.0
4	OEN	Ι	Output enable input pin (built-in pull-down resistor)	-12.4	-370.0
5	OE	Ι	Output enable input pin (built-in pull-up resistor)	156.2	-370.0
6	VSS	-	(-) ground	595.0	-355.0
7	OUT	0	Clock output pin (differential output)	554.1	370.0
8	OUTN	0	Clock output pin (differential reversing output)	324.3	370.0
9	VDD	-	(+) supply voltage	99.5	370.0

\*1.I: input, O: output

# **BLOCK DIAGRAM**



The CF5420/WF5420 incorporated standard PECL output schemes, which are un-terminated emitters.

#### SPECIFICATIONS Absolute Maximum Ratings

#### V<sub>SS</sub>=0V

~~				
Parameter	Symbol	Condition	Rating	Unit
Supply voltage range <sup>*1</sup>	V <sub>DD</sub>	VDD pins	-0.3 to +5.0	V
Input voltage range <sup>*1*2</sup>	$V_{\mathbb{I}\!N}$	XT, OE, OEN, VC pins	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage range <sup>*1*2</sup>	V <sub>OUT</sub>	XTN, OUT, OUTN pins	-0.3 to V <sub>DD</sub> +0.3	V
Junction temperature <sup>*3</sup>	Tj		+125	°C
Storage temperature range <sup>*4</sup>	T <sub>STG</sub>	Wafer, Chip form	-55 to +125	°C

\*1. This parameter rating is the values that must never exceed even for a moment. This product may suffer breakdown if this parameter rating is exceeded. Operation and characteristics are guaranteed only when the product is operated at recommended operating conditions.

\*2.  $V_{\text{DD}}$  is a  $V_{\text{DD}}$  value of recommended operating conditions.

\*3. Do not exceed the absolute maximum ratings. If they are exceeded, a characteristic and reliability will be degraded.

\*4. When stored in nitrogen or vacuum atmosphere applied to IC itself only (excluding packaging materials).

#### **Recommended Operating Conditions**

 $V_{SS}=0V$ 

Description	General			Rating		
Parameter	Symbol	Conditions	MIN	ТҮР	MAX	Unit
Operating supply voltage	V <sub>DD</sub>	Between VDD and VSS pins <sup>*2</sup>	2.97	3.3	3.63	V
Input voltage	$V_{\mathbb{N}}$	OE, OEN, VC pins	0		V <sub>DD</sub>	V
Operating temperature	Ta		-40		+105	°C
Output load	R <sub>L</sub>	Terminated to V <sub>DD</sub> -2V	49.5	50.0	50.5	Ω
		5420B	100		170	
Oscillator frequency range <sup>*1</sup>	$\mathbf{f}_{\mathrm{OSC}}$	5420C	150		200	MHz
		5420D	200		250	
		5420B	100		170	
Output frequency range	$\mathbf{f}_{\text{OUT}}$	5420C	150		200	MHz
		5420D	200		250	

\*1. The oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

\*2. Mount a ceramic chip capacitor that is larger than 0.01µF proximal to IC (within approximately 3mm) between VDD and VSS in order to obtain stable operation of 5420 series. In addition, the wiring pattern between IC and capacitor should be as wide as possible.

Note. Since it may influence the reliability if it is used out of range of recommended operating conditions, this product should be used within this range.

# Electrical Characteristics B version

Donometer	Grambal	Conditions			Rating		T Init
rarameter	Symbol	Condudons		MIN	ТҮР	MAX	UIIIt
Current consumption1	I <sub>DD1</sub>	measurement circuit 1, terminated to V OE,OEN=Open	V <sub>DD</sub> -2V,		68	90	mA
Current consumption2	I <sub>DD2</sub>	measurement circuit 1, terminated to V OE=Low or OEN=High oscillator: operating, output: disabled	V <sub>DD</sub> -2V,		2.3	3.5	mA
High-level output voltage	V	measurement circuit 2,	$T_a=0$ to +105°C	V <sub>DD</sub> -1.025	V <sub>DD</sub> -0.950	V <sub>DD</sub> -0.880	V
(DC level)	V <sub>OH</sub>	OUT/OUTN pins	$T_a$ =-40 to 0°C	V <sub>DD</sub> -1.085	V <sub>DD</sub> -1.005	V <sub>DD</sub> -0.880	v
Low-level output voltage (DC level)	V <sub>OL</sub>	measurement circuit 2, OUT/OUTN pins		V <sub>DD</sub> -1.810	V <sub>DD</sub> -1.700	V <sub>DD</sub> -1.620	V
Output leakage current	IZ	measurement circuit 4, SW1,2=High or Low OE=Low or OEN=High OUT/OUTN pins, T <sub>a</sub> =+25°C		-1		1	μΑ
High-level input voltage	$V_{I\!H}$	measurement circuit 3, OE/OEN pins	$0.7V_{DD}$			V	
Low-level input voltage	$V_{I\!L}$	measurement circuit 3, OE/OEN pins				0.3V <sub>DD</sub>	V
Pull-up resistance	$R_{PU}$	measurement circuit 3, OE pin		50	100	200	kΩ
Pull-down resistance	R <sub>PD</sub>	measurement circuit 3, OEN pin		50	100	200	kΩ
Oscillator block built-in	R <sub>VC1</sub>	Between VC and XT, measurement c	ircuit 5	100	200	300	1-0
resistance*1	R <sub>VC2</sub>	Between VC and XTN, measurement	circuit 5	100	200	300	KS 2
Input leakage resistance*1	R <sub>VIN</sub>	VC pin, $T_a$ =+25°C, measurement circ	uit 6	10			MΩ
		Confirmed by acceptance sampling	V <sub>C</sub> =0.3V	3.92	4.36	4.80	
	C <sub>VC1</sub>	using wafer monitor pattern.	V <sub>C</sub> =1.65V	2.35	2.76	3.17	pF
Oscillator block built-in		capacitance	V <sub>C</sub> =3.0V	1.20	1.50	1.80	
capacitance		Confirmed by acceptance sampling	$V_C = 0.3V$	5.88	6.53	7.18	
	C <sub>VC2</sub>	using wafer monitor pattern.	V <sub>C</sub> =1.65V	3.51	4.13	4.75	pF
		capacitance $V_{\rm C}$ =3.0		1.80	2.25	2.70	
Maximum modulation frequency	F <sub>M</sub>	-3dB frequency, $T_a$ =+25°C, design va V <sub>DD</sub> =3.3V, V <sub>C</sub> =1.65V±1.65V, measurement circuit 9, Crystal : 122.8	lue 8MHz	25	50		kHz

# $V_{DD}$ =2.97 to 3.63V, $V_C$ =0.5 $V_{DD}$ , $V_{SS}$ =0V, $T_a$ = -40 to +105°C unless otherwise noted.

\*1. These prescriptions indicate the following contents.

Oscillator block built-in resistance: Resistance between VC-XT or VC-XTN Input leakage resistance: Resistance between VC-VDD or VC-VSS (DC characteristic)

Refer to "VC Terminal Input Impedance". (Page. 23)

## C version

	a 11				Rating		<b>T</b> T <b>*</b> /
Parameter	Symbol	Conditions		MIN	ТҮР	MAX	Umt
Current consumption1	I <sub>DD1</sub>	measurement circuit 1, terminated to V OE,OEN=Open	V <sub>DD</sub> -2V,		69	90	mA
Current consumption2	I <sub>DD2</sub>	measurement circuit 1, terminated to V OE=Low or OEN=High oscillator: operating, output: disabled	√ <sub>DD</sub> -2V,		3.5	5.0	mA
High-level output voltage	Vou	measurement circuit 2,	$T_a=0$ to +105°C	V <sub>DD</sub> -1.025	V <sub>DD</sub> -0.950	V <sub>DD</sub> -0.880	V
(DC level)	♥ OH	OUT/OUTN pins	$T_a$ =-40 to 0°C	V <sub>DD</sub> -1.085	V <sub>DD</sub> -1.005	V <sub>DD</sub> -0.880	v
Low-level output voltage (DC level)	V <sub>OL</sub>	measurement circuit 2, OUT/OUTN pins		V <sub>DD</sub> -1.810	V <sub>DD</sub> -1.700	V <sub>DD</sub> -1.620	V
Output leakage current	IZ	measurement circuit 4, SW1,2=High or Low OE=Low or OEN=High OUT/OUTN pins, Ta=+25°C		-1		1	μΑ
High-level input voltage	V <sub>IH</sub>	measurement circuit 3, OE/OEN pins		0.7V <sub>DD</sub>			V
Low-level input voltage	V <sub>IL</sub>	measurement circuit 3, OE/OEN pins				$0.3V_{DD}$	V
Pull-up resistance	R <sub>PU</sub>	measurement circuit 3, OE pin		50	100	200	kΩ
Pull-down resistance	R <sub>PD</sub>	measurement circuit 3, OEN pin		50	100	200	kΩ
Oscillator block built-in	R <sub>VC1</sub>	Between VC and XT, measurement c	ircuit 5	100	200	300	1-0
resistance*1	R <sub>VC2</sub>	Between VC and XTN, measuremen	t circuit 5	100	200	300	K12
Input leakage resistance*1	R <sub>VIN</sub>	VC pin, T <sub>a</sub> =+25°C, measurement circ	cuit 6	10			MΩ
		Confirmed by acceptance sampling	$V_{\rm C} = 0.3 \rm V$	3.92	4.36	4.80	
	C <sub>VC1</sub>	using wafer monitor pattern.	V <sub>C</sub> =1.65V	2.35	2.76	3.17	pF
Oscillator block built-in		capacitance	V <sub>C</sub> =3.0V	1.20	1.50	1.80	
capacitance		Confirmed by acceptance sampling	V <sub>C</sub> =0.3V	5.88	6.53	7.18	
	C <sub>VC2</sub>	using wafer monitor pattern.	V <sub>C</sub> =1.65V	3.51	4.13	4.75	pF
		capacitance	V <sub>C</sub> =3.0V	1.80	2.25	2.70	 
Maximum modulation frequency	F <sub>M</sub>	-3dB frequency, T <sub>a</sub> =+25°C, design va V <sub>DD</sub> =3.3V, V <sub>C</sub> =1.65V±1.65V, measurement circuit 9. Crystal : 155.5	lue 2MHz	25	50		kHz

 $V_{DD}$ =2.97 to 3.63V,  $V_C$ =0.5 $V_{DD}$ ,  $V_{SS}$ =0V,  $T_a$ = -40 to +105°C unless otherwise noted.

\*1. These prescriptions indicate the following contents. Oscillator block built-in resistance: Resistance between VC-XT or VC-XTN Input leakage resistance: Resistance between VC-VDD or VC-VSS (DC characteristic) Refer to "VC Terminal Input Impedance" (Page. 23).

# D version (TBD)

Description	Gentel	Conditions			Rating		TL.*4
Parameter	Symbol	Conditions		MIN	ТҮР	MAX	Unit
Current consumption1	I <sub>DD1</sub>	measurement circuit 1, terminated to OE,OEN=Open	V <sub>DD</sub> -2V,		(73)	(94)	mA
Current consumption2	I <sub>DD2</sub>	measurement circuit 1, terminated to OE=Low or OEN=High oscillator: operating, output: disabled	V <sub>DD</sub> -2V,		(5.6)	(8.0)	mA
High-level output voltage	V	measurement circuit 2,	$T_a=0$ to +105°C	V <sub>DD</sub> -1.025	V <sub>DD</sub> -0.950	V <sub>DD</sub> -0.880	V
(DC level)	V <sub>OH</sub>	OUT/OUTN pins	$T_a$ =-40 to 0°C	V <sub>DD</sub> -1.085	V <sub>DD</sub> -1.005	V <sub>DD</sub> -0.880	
Low-level output voltage (DC level)	V <sub>OL</sub>	measurement circuit 2, OUT/OUTN pins		V <sub>DD</sub> -1.810	V <sub>DD</sub> -1.700	V <sub>DD</sub> -1.620	V
Output leakage current	IZ	measurement circuit 4, SW1,2=High or Low OE=Low or OEN=High OUT/OUTN pins, T <sub>a</sub> =+25°C		-1		1	μΑ
High-level input voltage	VIH	measurement circuit 3, OE/OEN pins		0.7V <sub>DD</sub>			V
Low-level input voltage	V <sub>IL</sub>	measurement circuit 3, OE/OEN pins	measurement circuit 3, OE/OEN pins			0.3V <sub>DD</sub>	V
Pull-up resistance	R <sub>PU</sub>	measurement circuit 3, OE pin	measurement circuit 3, OE pin		100	200	kΩ
Pull-down resistance	R <sub>PD</sub>	measurement circuit 3, OEN pin		50	100	200	kΩ
Oscillator block built-in	R <sub>VC1</sub>	Between VC and XT, measurement of	circuit 5	100	200	300	1-0
resistance*1	R <sub>VC2</sub>	Between VC and XTN, measuremen	nt circuit 5	100	200	300	K12
Input leakage resistance*1	R <sub>VIN</sub>	VC pin, T <sub>a</sub> =+25°C, measurement cire	cuit 6	10			MΩ
		Confirmed by acceptance sampling	V <sub>C</sub> =0.3V	(3.92)	(4.36)	(4.80)	
	C <sub>VC1</sub>	using wafer monitor pattern.	V <sub>C</sub> =1.65V	(2.35)	(2.76)	(3.17)	pF
Oscillator block built-in		capacitance	V <sub>C</sub> =3.0V	(1.20)	(1.50)	(1.80)	1
capacitance		Confirmed by acceptance sampling	V <sub>C</sub> =0.3V	(5.88)	(6.53)	(7.18)	
	C <sub>VC2</sub>	using wafer monitor pattern.	V <sub>C</sub> =1.65V	(3.51)	(4.13)	(4.75)	pF
		capacitance $V_{\rm C}=3$	V <sub>C</sub> =3.0V	(1.80)	(2.25)	(2.70)	
Maximum modulation frequency	F <sub>M</sub>	-3dB frequency, T <sub>a</sub> =+25°C, design va V <sub>DD</sub> =3.3V, V <sub>C</sub> =1.65V±1.65V, measurement circuit 9, Crystal : 245.	alue 76MHz	25	50		kHz

 $V_{DD}$ =2.97 to 3.63V,  $V_C$ =0.5 $V_{DD}$ ,  $V_{SS}$ =0V,  $T_a$ = -40 to +105°C unless otherwise noted.

Values in parentheses () are temporary.

\*1. These prescriptions indicate the following contents.

Oscillator block built-in resistance: Resistance between VC-XT or VC-XTN Input leakage resistance: Resistance between VC-VDD or VC-VSS (DC characteristic) Refer to "VC Terminal Input Impedance" (TBD) (Page. 23). 2

# **Switching Characteristics**

$v_{DD} = 2.97$ to 5.05 v, $v_{C} = 0.5$ v $v_{DD}$ , $v_{SS} = 0$ v, $r_a = -40$ to +105 C unless other wise noted							
Donometer	Granhal	Conditions			Rating		T last
rarameter	Symbol			MIN	ТҮР	MAX	UIIIt
	Duty1	Measured at output cross point		45	50	55	0/2
Duty avala	Duty	$T_a=25^{\circ}C$ , $V_{DD}=3.3V$ , measurement	circuit 7	-12	50	55	70
Duty cycle	Duty?	Measured at 50% of output amplitud	le	45	50	55	0/_
	Duty2	$T_a=25^{\circ}C$ , $V_{DD}=3.3V$ , measurement	circuit 7	43	50	33	70
Autout amplitude	V	Peak to peak of output waveform		0.4			V
Ouput ampnude	V OPP	Single-ended output signal, measurement circuit 7		0.1			•
	t <sub>r</sub>	20% to 80% of output amplitude	-40 to 90°C		0.3	0.5	
Output rise time <sup>*1</sup>		Single-ended output signal,	00 to 105°C			0.7	ns
		measurement circuit 7	90 10 105 C			0.7	
*1	t <sub>f</sub>	80% to 20% of output amplitude	-40 to 90°C		0.3	0.5	
Output fall time <sup>1</sup>		Single-ended output signal,	90 to 105°C			0.7	ns
		measurement circuit 7	90 W 105 C			0.7	
Output enable propagation delay <sup>*2</sup>	t <sub>OE</sub>	T <sub>a</sub> =25°C, design value, measurement circuit 8				20	μs
Output disable propagation delay	t <sub>OD</sub>	T <sub>a</sub> =25°C, design value, measuremen	t circuit 8			200	ns

\*1. Output rise time and output fall time may vary depending on measurement environment.

\*2. Rating may vary depending on the power supply used, values of bypass capacitors, and other factors.

Note. The ratings are measured by using the NPC standard crystal and jig. They may vary due to crystal characteristics, so they must be carefully evaluated. The recommended crystal element characteristics are  $R_1 \le 20\Omega$  and  $C_0 \le 1.5$  pF.

#### **Timing chart**



\*1. On an OE falling edge, the outputs go high impedance (Hi-Z) after the output disable propagation delay ( $t_{OD}$ ) has elapsed. When this occurs, the output signal is pulled down to  $V_T$  (termination voltage) by the load resistance. On an OE rising edge, the output starts after the output enable propagation delay ( $t_{OE}$ ) has elapsed.

[Used OEN pin]



\*2: On an OEN rising edge, the outputs go high impedance (Hi-Z) after the output disable propagation delay ( $t_{OD}$ ) has elapsed. When this occurs, the output signal is pulled down to  $V_T$  (termination voltage) by the load resistance. On an OEN falling edge, the output starts after the output enable propagation delay ( $t_{OE}$ ) has elapsed.

# FUNCTIONAL DESCRIPTION OE Function

OE pin (built-in pull-up resistor)	Oscillator	Output	
High/Open	Operating	Operating	
Low	Operating	Disabled (Hi-Z)	

#### **OEN Function**

OEN pin (built-in pull-down resistor)	Oscillator	Output
Low/Open	Operating	Operating
High	Operating	Disabled (Hi-Z)

When OE goes LOW and OEN goes HIGH, OUT and OUTN output DC Level (NPC test mode).

#### **Oscillation Start-up Detector Function**

An oscillator startup detection circuit is built-in. The circuit disables the OUT/OUTN outputs (high impedance) until the oscillator starts. This function prevents unstable oscillation and other problems, which can occur when power is applied, from appearing at the output.

#### **Boot Function**

At the time of oscillation starting, XTN pin potential is made into the  $V_{DD}$  level. It makes negative resistance enlarged and it becomes easy to start oscillation. Beware that a current flows into VC pin until it starts oscillation, when XTN pin is  $V_{DD}$  level and the voltage below  $V_{DD}$  level is being applied to VC pin.

A boot function is canceled after an oscillation start.

These are measurement circuits for electrical characteristics and switching characteristics.

Note: Bypass capacitors specified in each measurement circuit below should be connected between VDD, V<sub>T</sub> and VSS. Load resistance specified in each measurement circuit below should be connected to OUT and OUTN pins (excluding measurement circuit 4, 5, 6).

Circuit wiring of bypass capacitors and load resistance should be connected as short as possible (within approximately 3mm). If the circuit wiring is long, the required characteristics may not be realized. Also, if the values of bypass capacitors and load resistance differ from the description in this document or are not connected, the required characteristics may not be realized.

Capacitor and resistor values used by NPC

Capacitors: 0.01µF GRM188B11H103K (Murata Manufacturing Co., Ltd.) Resistors: 49.9Ω RN732ATTD49R9B25 (KOA Corporation)

#### **MEASUREMENT CIRCUIT 1**

Measurement Parameters:  $I_{DD1}$ ,  $I_{DD2}$ 



Measurement Parameters:  $V_{\text{OH}}$ ,  $V_{\text{OL}}$ 



VC=High:OUT=V<sub>OL</sub>, OUTN=V<sub>OH</sub> VC=Low:OUT=V<sub>OH</sub>, OUTN=V<sub>OL</sub>

#### **MEASUREMENT CIRCUIT 3**

Measurement Parameters:  $R_{PU}$ ,  $R_{PD}$ ,  $V_{IH}$ ,  $V_{IL}$ 



Measurement Parameters:  $I_Z$ 



(OE=Low and OEN=Open) or (OE=Open and OEN=High)

#### **MEASUREMENT CIRCUIT 5**

Measurement Parameters: R<sub>VC1</sub>, R<sub>VC2</sub>



(OE=Low and OEN=Open) or (OE=Open and OEN=High)

Measurement Parameters:  $R_{VIN}$ 



#### **MEASUREMENT CIRCUIT 7**

Measurement Parameters: Duty1, Duty2,  $V_{OPP}$ ,  $t_r$ ,  $t_f$ 



Measurement Parameters:  $t_{OE}$ ,  $t_{OD}$ 



#### **MEASUREMENT CIRCUIT 9**

Measurement Parameters: F<sub>M</sub>



## **REFERENCE DATA**

The characters given below were measured using an NPC standards jig and standard crystal element, and do not represent a guarantee of device characteristics.

Note that the characteristics will vary due to measurement environment and the oscillator element used.

Crystal used for measurement

Parameter	В	С	D
f <sub>OSC</sub> (MHz)	122.88MHz	155.52MHz	TBD
C0(pF)	1.6	1.5	TBD
γ(=C0/C1)	330	330	TBD
R1(Ω)	9	8	TBD





#### **Pulling Range**

[Measurement conditions]  $V_{DD}$ =+2.0V,  $V_{SS}$ =-1.3V,  $T_a$ =+25°C



\*  $V_C$  voltage in the graphs is adjusted to  $V_{SS}=0V$ .

[5420D] f<sub>OSC</sub>=245.76MHz

(TBD)

[Measurement circuit diagram]





[5420C] f<sub>OSC</sub>=155.52MHz

#### **Phase Noise**

[Measurement conditions]  $V_{DD}$ =+2.0V,  $V_{SS}$ =-1.3V,  $T_a$ =+25°C

 $[5420B] f_{OSC}=122.88MHz$ 





 $[5420D] f_{OSC}=245.76MHz$ 

# (TBD)

[Measurement circuit diagram]



#### **Modulation Bandwidth**

[Measurement conditions]  $V_{DD}$ =+2.0V,  $V_{SS}$ =-1.3V,  $T_a$ =+25°C

 $[5420B] f_{OSC}=122.88MHz$ 

[5420C] f<sub>OSC</sub>=155.52MHz





[5420D] f<sub>OSC</sub>=245.76MHz

(TBD)

[Measurement circuit diagram] Measurement circuit 9

#### **Negative Resistance**

[Measurement conditions]  $V_{DD}$ =+3.3V,  $T_a$ =-25°C,  $C_0$ =0pF

[5420B] When in "Boot" function



[5420C] When in "Boot" function



[5420D] When in "Boot" function



[5420C] After release "Boot" function



[5420D] After release "Boot" function

(TBD)





#### **Drive Level**

[Measurement conditions]  $V_{DD}$ =+3.3V,  $T_a$ =+25°C









\*  $V_C$  voltage in the graphs is adjusted to  $V_{SS}$ = 0V.

[5420D] f<sub>OSC</sub>=245.76MHz

# (TBD)

[Measurement circuit diagram]



# **Oscillator CL Characteristics**

[Measurement conditions]  $V_{DD}$ =+2.0V,  $V_{SS}$ =-1.3V,  $T_a$ =+25°C





5.0 4.5

[5420C] f<sub>OSC</sub>=155.52MHz



\*  $V_C$  voltage in the graphs is adjusted to  $V_{SS}=0V$ .

 $[5420D] f_{OSC}=245.76MHz$ 

# (TBD)

[Measurement circuit diagram]



CL<sub>OSC</sub>: Oscillator circuit equivalent capacitance determined by oscillator frequency

$$CLosc = \frac{C_1}{\left(\frac{f_{osc}}{fs}\right)^2 - 1} - C_0$$

C1: Crystal element equivalent series capacitance C<sub>0</sub>: Crystal element equivalent parallel capacitance fs: Crystal element series resonance frequency

## VC Terminal Input Impedance

[Measurement conditions]  $T_a$ =+25°C,  $V_C$ =0V





[5420D]

# (TBD)

[Measurement circuit diagram]



# **Output Waveform**

[Measurement conditions]  $V_{DD}$ =+3.3V,  $V_C$ =+1.65V,  $T_a$ =+25°C





[5420D] f<sub>OSC</sub>=245.76MHz

(TBD)

[Measurement circuit diagram] Measurement circuit 7 Measurement equipment: Oscilloscope DSO80604B (Agilent), Differential probe 1134A (Probe head E2678A)

[5420C] f<sub>OSC</sub>=155.52MHz



#### **Output Enable Propagation Delay**

[Measurement conditions]  $V_{DD}$ =+3.3V,  $V_C$ =+1.65V,  $T_a$ =+25°C





[5420C] f<sub>OSC</sub>=155.52MHz



 $[5420D] f_{OSC}=245.76MHz$ 

(TBD)

\* t<sub>OE</sub> is the time required for the output level to stabilize, and which varies depending on the power supply used, bypass capacitor values, and other factors.

Measurement equipment: Power supply voltage PW18-1.8AQYB (KENWOOD)

[Measurement circuit diagram]



Please pay your attention to the following points at time of using the products shown in this document.

1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products. If you wish to use the Products in that apparatus, please contact our sales section in advance.

In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.

- 2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
- 3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
- 4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass production products.
- 5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku, Tokyo 104-0032, Japan Telephone: +81-3-5541-6501 Facsimile: +81-3-5541-6510 http://www.npc.co.jp/ Email:sales@npc.co.jp

ND14003-E-00 2014.04