#### 1. OVERVIEW


The CF5052HLx/WF5052HLx series are crystal oscillator module CMOS ICs for +125°C operation. They support 60MHz to 125MHz fundamental-frequency, and have an oscillator amplifier, voltage regulator circuit and output buffer.

The oscillator circuit stage has a voltage regulator drive, reducing current consumption and frequency deviation due to fluctuations in supply voltage.

### 2. FEATURES

- Operating supply voltage: 1.60V to 3.63V
- Recommended oscillation frequency (Fundamental-frequency): 60MHz to 125MHz
- Low current consumption by regulated voltage circuit drive in oscillator circuit stage: 4.0 mA typ. @ HLP ver.  $f_{OSC}=125 \text{MHz}$ ,  $V_{DD}=3.3 \text{V}$ , no load
- Operation temperature: -40 to +125°C
- Oscillator capacitors C<sub>G</sub>, C<sub>D</sub> built-in
- Output drive capability: ±4mA
- Output frequency: fosc (oscillator frequency), fosc/2, fosc/4, fosc/8, fosc/16, fosc/32, fosc/64
- Output 3-state function
- Low standby current (oscillator stopped, power saving pull-up resistor)
- Oscillation detection circuit built-in

# 3. BLOCK DIAGRAM




# 4. PAD DIMENSIONS

(1) Chip size\*1: X=0.60mm, Y=0.57mm

(2) Rear surface: V<sub>SS</sub> potential
 (3) Pad aperture size: 80um×80um

(4) Chip form

\*1: The chip size is the value measured between scribe line centers.



Pad Din	nensions		Unit [µm]
No.	X	Y	Version name column 1
NO.	Λ	1	L
1	-145.2	-193.5	XT
2	145.2	-193.5	XTN
3	208.5	-1.1	VDD
4	208.5	193.5	Q
5	-208.5	193.5	VSS
6	-208.5	-1.1	INHN

### 5. PAD DESCRIPTION

Symbol	I/O	Name	Description
XT	I	Oscillator input pin	Crystal element connection pins
XTN	О	Oscillator output pin	• Connect crystal between XT and XTN pins.
VDD	-	(+) supply pin	
Q	0	Output pin	<ul> <li>fosc, fosc/2, fosc/4, fosc/8, fosc/16, fosc/32, fosc/64</li> <li>frequency output</li> <li>High-impedance output in standby mode</li> </ul>
VSS	-	(-) supply pin	
INHN	I	Output state control input (Inhibit) pin	<ul><li>Oscillator is stopped in standby mode when LOW.</li><li>Pull-up resistor built-in</li></ul>

I : input pin, O : output pin,  $f_{OSC}$  : oscillator frequency

# 6. 5052HLx SERIES CONFIGURATION

Version name	Oscillator frequency (Reference value)	Oscillator capacitance (pF) *3		Output stage			Standby state	
*1	*2	$C_{G}$	$C_D$	Output duty level	Frequency	Output current	Oscillator stopped	Output
5052HLP					$f_{OSC}$			
5052HLQ					f <sub>OSC</sub> /2			
5052HLR	Fundamental-				f <sub>OSC</sub> /4			
5052HLS	frequency oscillation:	0	5	$1/2V_{DD}$	f <sub>OSC</sub> /8	±4mA	Yes	Hi-Z
5052HLT	60MHz to 125MHz				f <sub>osc</sub> /16			
5052HLV					f <sub>osc</sub> /32			
5052HLW					f <sub>osc</sub> /64			

<sup>\*1:</sup> Wafer form devices have designation WF5052xx and chip form devices have designation CF5052xx

<sup>\*2:</sup> The recommended oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. The oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

<sup>\*3:</sup> Excluding parasitic capacitance

### 6.1. Version Name Format

The version name comprises 2 alphanumeric characters [L-W].

The meaning of the character in each figure is:

(1) Pad layout designator

L: Flip Chip Bonding



(2) Oscillation frequency range, Divider ratio

P:60MHz to 125MHz, f<sub>OSC</sub> output

 $Q:60\mbox{MHz}$  to 125MHz,  $f_{\mbox{\scriptsize OSC}}$  /2 output

R: 60MHz to 125MHz, f<sub>OSC</sub> /4 output

S:60MHz to 125MHz,  $f_{OSC}$  /8 output

 $T:60\mbox{MHz}$  to 125MHz,  $f_{OSC}$  /16 output

V: 60MHz to 125MHz, f<sub>OSC</sub> /32 output

W: 60MHz to 125MHz, f<sub>OSC</sub> /64 output

#### 7. ABSOLUTE MAXIMUM RATINGS

 $V_{SS}=0V$ 

Parameter	Symbol	Conditions	Rating	Unit	Remarks
Supply voltage range	$V_{DD}$	Voltage between VDD and VSS	-0.3 to +4.0	V	*1
Input voltage range	$V_{IN}$	Input pins	-0.3 to V <sub>DD</sub> +0.3	V	*1,*2
Output voltage range	V <sub>OUT</sub>	Output pins	-0.3 to V <sub>DD</sub> +0.3	V	*1,*2
Output current	$I_{OUT}$	Q output	±20	mA	*3
Junction temperature	$T_{\rm j}$		150	°C	*3
Storage temperature range	$T_{STG}$	Chip form wafer form	-65 to +150	°C	*4

<sup>\*1:</sup> Absolute maximum ratings are the values that must never exceed even for a moment. This product may suffer breakdown if any one of these parameter ratings is exceeded. Operation and characteristics are guaranteed only when the product is operated at recommended supply voltage range.

#### 8. RECOMMENDED OPERATING CONDITIONS

 $V_{SS}=0V$ 

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Oscillator frequency *1	$f_{OSC}$	V <sub>DD</sub> =1.6 to 3.63V	60		125	MHz
Output frequency	$f_{OUT}$	$V_{DD}$ =1.6 to 3.63V, $C_{LOUT}$ ≤15pF	0.9375		125	MHz
Operating supply voltage	$V_{DD}$	Voltage between VDD and VSS *2	1.60		3.63	V
Input voltage	$V_{IN}$	Input pins	V <sub>SS</sub>		$V_{DD}$	V
Operating temperature	Ta		-40		+125	°C
Output load capacitance	$C_{LOUT}$	Q output			15	pF

<sup>\*1:</sup> The oscillation frequency is a yardstick value and the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

<sup>\*2:</sup> V<sub>DD</sub> is a V<sub>DD</sub> value of recommended operating conditions.

<sup>\*3:</sup> Do not exceed the absolute maximum ratings. If they are exceeded, a characteristic and reliability will be degraded.

<sup>\*4:</sup> When stored alone in nitrogen or vacuum atmosphere.

<sup>\*2:</sup> For stable operation of this product, please mount ceramic chip capacitor that is more than 0.01uF between VDD and VSS in close proximity to IC (within 3mm). Wiring pattern between IC and capacitor should be as thick as possible.

<sup>\*</sup> Since it may influence the reliability if it is used out of the recommended operating conditions range, this product should be used within this range.

# 9. ELECTRICAL CHARACTERISTICS

 $V_{DD} = 1.60$  to 3.63 V,  $V_{SS} = 0$  V,  $T_a = -40$  to +125 °C unless otherwise noted

Parameter	Symbol	$V_{DD} = 1.60 \text{ to } 3.63$ Condit	1111	$7, 1_a = -40 \text{ tc}$	MIN	TYP	MAX	Unit
Q pin	V <sub>OH</sub>	measurement circuit 3, I <sub>Ol</sub>			$V_{DD}$	111	V <sub>DD</sub>	V
HIGH-level output voltage	• ОН	incusarement eneatt 3, 10	H- 11111 <b>1</b>		-0.4		• 00	<u> </u>
Q pin LOW-level output voltage	$V_{OL}$	measurement circuit 3, I <sub>OI</sub>	<sub>L</sub> =4mA		0		0.4	V
INHN pin HIGH-level input voltage	$V_{\mathrm{IH}}$	measurement circuit 4			$0.7V_{DD}$			V
INHN pin LOW-level input voltage	$V_{\mathrm{IL}}$	measurement circuit 4					$0.3V_{DD}$	V
Q pin Output leakage current	$I_Z$	measurement circuit 5, INHN=LOW		$Q=V_{DD}$ $Q=V_{SS}$	-10		10	μΑ
	I <sub>DD1</sub> _3.3V			$V_{DD}=3.3V$	-10	4.0	7.5	
Current consumption *1 (HLP version: fundamental	I <sub>DD1</sub> _2.5V	Measurement circuit 1, INHN=OPEN, no load,		$V_{DD}=3.5V$ $V_{DD}=2.5V$		2.7	5.1	mA
frequency output)	I <sub>DD1</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =125M	МНz	$V_{DD}=1.8V$		2.0	3.8	
Current consumption *1	I <sub>DD2</sub> _3.3V	Measurement circuit 1,		$V_{DD}=3.3V$		3.0	5.7	
(HLQ version: Divide-by-2	I <sub>DD2</sub> _2.5V	INHN=OPEN, no load,		$V_{DD}=2.5V$		2.1	3.9	mA
frequency output)	I <sub>DD2</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =62.5	MHz	$V_{DD}=1.8V$		1.5	2.8	
Current consumption *1	I <sub>DD3</sub> _3.3V	Measurement circuit 1,		V <sub>DD</sub> =3.3V		2.5	4.7	
(HLR version: Divide-by-4	I <sub>DD3</sub> _2.5V	INHN=OPEN, no load,		V <sub>DD</sub> =2.5V		1.7	3.2	mA
frequency output)	I <sub>DD3</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =31.2	5MHz	V <sub>DD</sub> =1.8V		1.3	2.5	
Current consumption *1	I <sub>DD4</sub> _3.3V	Measurement circuit 1,		V <sub>DD</sub> =3.3V		2.2	4.2	
(HLS version: Divide-by-8	I <sub>DD4</sub> _2.5V	INHN=OPEN, no load,		V <sub>DD</sub> =2.5V		1.5	2.9	mA
frequency output)	I <sub>DD4</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =15.69	25MHz	V <sub>DD</sub> =1.8V		1.2	2.2	
Current consumption *1	I <sub>DD5</sub> _3.3V	Measurement circuit 1,		V <sub>DD</sub> =3.3V		2.1	3.9	
(HLTversion: Divide-by-16	I <sub>DD5</sub> _2.5V	INHN=OPEN, no load,		V <sub>DD</sub> =2.5V		1.4	2.7	mA
frequency output)	I <sub>DD5</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =7.812	25MHz	V <sub>DD</sub> =1.8V		1.1	2.1	
Current consumption *1	I <sub>DD5</sub> _3.3V	Measurement circuit 1,		$V_{DD}=3.3V$		2.0	3.8	
(HLV version: Divide-by-32	I <sub>DD5</sub> _2.5V	INHN=OPEN, no load,		$V_{DD}=2.5V$		1.4	2.7	mA
frequency output)	I <sub>DD5</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =3.90	625MHz	$V_{DD}=1.8V$		1.1	2.1	
Current consumption *1	I <sub>DD5</sub> _3.3V	Measurement circuit 1,		$V_{DD}=3.3V$		2.0	3.8	
(HLW version: Divide-by-64	$I_{DD5}$ _2.5V	INHN=OPEN, no load,		$V_{DD}=2.5V$		1.4	2.7	mA
frequency output)	I <sub>DD5</sub> _1.8V	$f_{OSC}$ =125MHz, $f_{OUT}$ =1.95	3125MHz	$V_{DD}=1.8V$		1.1	2.1	
Standby current	$I_{ST}$	Measurement circuit 1, INHN=LOW	$T_a$ =-40 to				10 20	μA μA
INHN pin	$R_{PU1}$	Measurement circuit 6	1 <sub>a</sub> =-40 to	+123 C	0.8	3	24	MΩ
pull-up resistance	R <sub>PU2</sub>	Measurement circuit 6			30	70	150	kΩ
Oscillator feedback resistance	$R_{\rm f}$	Treasurement enemit 0			50	100	200	kΩ
0. 31	$C_{G}$	Confirmed using monitor	pattern on t	he wafer.	0.0	0.0	0.0	pF
Oscillator capacitance  C <sub>D</sub> Confirmed using monitor pattern of Design value, excluding parasitic				4.0	5.0	6.0	pF	

<sup>\*1:</sup> The consumption current  $I_{DD}(C_{LOUT})$  with a load capacitance  $(C_{LOUT})$  connected to the Q pin is given by the following equation, where  $I_{DD}$  is the no-load consumption current and  $f_{OUT}$  is the output frequency.


 $I_{DD}(C_{LOUT})[mA] = I_{DD}[mA] + \overline{C_{LOUT}}[pF] \times V_{DD}[V] \times f_{OUT}[MHz] \cdot 10^{-3}$ 

#### 9.1. AC Characteristics

 $V_{DD}$  = 1.60 to 3.63 V,  $V_{SS}$  = 0V,  $T_a$  = -40 to +125 °C unless otherwise noted

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Q pin	t <sub>r1</sub>	Measurement circuit 1, $C_{LOUT}$ =15pF, $0.1V_{DD} \rightarrow 0.9V_{DD}$ , $V_{DD}$ =2.25 to 3.63V		1.0	2.5	na
Output rise time	$t_{r2}$			1.5	3.2	ns
Q pin	$t_{\rm fl}$	Measurement circuit 1, $C_{LOUT}$ =15pF, 0.9 $V_{DD} \rightarrow 0.1V_{DD}$ , $V_{DD}$ =2.25 to 3.63V		1.0	2.5	
Output fall time	$t_{f2}$	Measurement circuit 1, $C_{LOUT}$ =15pF, 0.9 $V_{DD} \rightarrow 0.1 V_{DD}$ , $V_{DD}$ =1.60 to 2.25V		1.5	3.2	ns
Q pin Output duty cycle	DUTY	Measurement circuit 1, T <sub>a</sub> =25°C, C <sub>LOUT</sub> =15pF, V <sub>DD</sub> =1.60 to 3.63V	45	50	55	%
Q pin Output disable delay time	t <sub>OD</sub>	Measurement circuit 2, T <sub>a</sub> =25°C, C <sub>LOUT</sub> ≤15pF			200	ns

### TIMING DIAGRAMS



 $<sup>\</sup>boldsymbol{\cdot}$  When INHN goes HIGH to LOW, the Q output becomes high impedance.


<sup>·</sup>When INHN goes LOW to HIGH, the Q output goes LOW once and then becomes normal output operation after having detected oscillation signals.

#### 10. REFERENCE DATA (5052HLP TYPICAL CHARACTERISTICS)


The following characteristics are measured using the crystal below. Note that the characteristics will vary with the crystal used.

Crystal used for measurement

Parameter	125MHz
C0(pF)	2.8
$R1(\Omega)$	10.5




# 10.1. Current Consumption



5052HLP,  $f_{Out}$ =125MHz , $T_a$ =25°C,  $T_a$ =25°C, no load

### 10.2. Negative Resistance

### Frequency [MHz]




 $5052HLP, V_{DD}=3.3V, T_a=25$ °C

Measurement equipment: Agilent Impedance analyzer 4396B

The figures show the measurement result of the crystal equivalent circuit  $C_0$  capacitance, connected between the XT and XTN pins. They were performed with Agilent 4396B using the NPC test jig.


They may vary in a measurement jig, and measurement environment.

# 10.3. Frequency Deviation with Voltage




5052HLP, f<sub>OSC</sub>=125MHz, T<sub>a</sub>=25°C, 2.5V std.

# 10.4. Drive Level




5052HLP,  $f_{OSC}$ =125MHz,  $T_a$ =25°C

### 10.5. Phase Noise



5052HLP,  $f_{OSC}$ =125MHz,  $V_{DD}$ =3.3V,  $T_a$ =25°C Measurement equipment: Signal Source Analyzer Agilent E5052B

# 10.6. Output Waveform



5052HLP version,  $V_{DD}$ =3.3V,  $f_{OUT}$ =125MHz,  $C_{LOUT}$ =15pF,  $T_a$ : Room temperature Measurement equipment: Oscilloscope Agilent DSO80604B

#### 11. FUNCTIONAL DESCRIPTION

# 11.1. INHN Function

Q output is stopped and becomes high impedance.

INHN	Q	Oscillator
HIGH or Open	$ m f_{OUT}$	Operating
LOW	Hi-Z	Stopped

### 11.2. Power Saving Pull-up Resistor

The INHN pin pull-up resistance changes its value to  $R_{PU1}$  or  $R_{PU2}$  in response to the input level (HIGH or LOW).

When INHN is tied to LOW level, the pull-up resistance becomes large  $(R_{PU1})$ , thus reducing the current consumed by the resistance. When INHN is left open circuit or tied to HIGH level, the pull-up resistance becomes small  $(R_{PU2})$ , thus internal circuit of INHN becomes HIGH level.

Consequently, the IC is less susceptible to the effects of noise, helping to avoid problems such as the output stopping suddenly.


### 11.3. Oscillation Detection Function

The 5052 series have an oscillation detection circuit.

The oscillation detection circuit disables the output until crystal oscillation becomes stable when oscillation circuit starts up. This function avoids the abnormal oscillation in the initial power up and in a reactivation by INHN.


# 12. MEASUREMENT CIRCUITS

Measurement circuit 1 Parameters: I<sub>DD</sub>, I<sub>ST</sub>, DUTY, t<sub>r</sub>, t<sub>f</sub>




Parameter	SW1	SW2
$I_{DD}$	OFF	OFF
$I_{ST}$	ON or OFF	ON
DUTY,t <sub>r</sub> ,t <sub>f</sub>	ON	OFF


Measurement circuit 2 Parameter: t<sub>OD</sub>




Measurement circuit 3 Parameter: V<sub>OH</sub>, V<sub>OL</sub>




XTN input signal: 1Vp-p,sine wave




• Measurement circuit 4 Parameter: V<sub>IH</sub>, V<sub>IL</sub>




• Measurement circuit 5 Parameter: I<sub>Z</sub>



Measurement circuit 6 Parameter: R<sub>PU1</sub>, R<sub>PU2</sub>



### 13. WAFER SURFACE ALIGNMENT DIAGRAM



#### 14. USAGE AND PRECAUTIONS

This product is designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools, and measurement equipment. This product is not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment.

If you wish to use this product in equipment requiring extremely high level of reliability, please contact our sales department or representative in advance.

In the event that this product is used in such equipment, please take scrupulous care and apply fail-safe techniques including redundancy and malfunction prevention in order to prevent damage to life, health, property, or infrastructure etc. in case there is some malfunction in the product.

Please pay your attention to the following points at time of using the products shown in this document.

- 1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products.
  - If you wish to use the Products in that apparatus, please contact our sales section in advance.
  - In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.
- 2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
- 3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
- 4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass production products.
- 5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



### SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku, Tokyo 104-0032, Japan Telephone: +81-3-5541-6501 Facsimile: +81-3-5541-6510 http://www.npc.co.jp/ Email:sales@npc.co.jp

DE170290E 2017.07