


PAD LAYOUT

(Unit: μm)




PIN DESCRIPTION and PAD COORDINATE

No.	PIN	I/O*1	Description	PAD coordinate [μm]	
				X	Y
1	XT	I	Crystal connection pins Crystal is connected between XT and XTN.	-225.2	-253.5
2	XTN	O		225.2	-253.5
3	VDD	-	(+) supply voltage	328.5	-5.0
4	Q	O	Output pin (Output one of f_0 , $f_0/2$)	328.5	223.8
5	VSS	-	(-) ground	-328.5	223.8
6	INH	I	Input pin controlled output state (oscillator stops and output pin becomes Hi-Z when LOW), power-saving pull-up resistor built-in	-328.5	-5.0

*1. I: Input pin O: Output pin

BLOCK DIAGRAM



SPECIFICATIONS

Absolute Maximum Ratings

$V_{SS}=0V$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range ^{*1}	V_{DD}	Between VDD and VSS	-0.3 to +4.0	V
Program read/write input voltage range ^{*1}	V_{PP}	Between INHN and VSS	-0.3 to +16.5	V
Input voltage range ^{*1*2}	V_{IN}	Input pins	-0.3 to $V_{DD}+0.3$	V
Output voltage range ^{*1*2}	V_{OUT}	Output pins	-0.3 to $V_{DD}+0.3$	V
Output current ^{*1}	I_{OUT}	Q pin	± 20	mA
Storage temperature range ^{*3}	T_{STG}	Wafer form	-65 to +150	°C
EEPROM maximum writes	N_{EW}		100	times

*1. This parameter rating is the values that must never exceed even for a moment. This product may suffer breakdown if this parameter rating is exceeded.

Operation and characteristics are guaranteed only when the product is operated at recommended operating conditions.

*2. V_{DD} is a V_{DD} value of recommended operating conditions.

*3. When stored in nitrogen or vacuum atmosphere applied to IC itself only (excluding packaging materials).

Recommended Operating Conditions

$V_{SS}=0V$

Parameter	Symbol	Condition	Rating			Unit
			MIN	TYP	MAX	
Supply voltage	V_{DD}	Between VDD and VSS ^{*2}	2.25		3.63	V
Input voltage	V_{IN}	Input pins (XT, INHN)	V_{SS}		V_{DD}	V
Operating temperature	T_a		-40		+85	°C
Oscillation frequency ^{*1}	f_0		20		55	MHz
Output frequency	f_{OUT}	Q pin	10		55	MHz
Output load capacitance	C_{LOUT}	Q pin			15	pF

*1. The oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

*2. Mount a ceramic chip capacitor that is larger than 0.01 μ F proximal to IC (within approximately 3mm) between VDD and VSS in order to obtain stable operation of 5043 series. In addition, the wiring pattern between IC and capacitor should be as wide as possible.

Note. Since it may influence the reliability if it is used out of range of recommended operating conditions, this product should be used within this range.

Electrical Characteristics

DC Characteristics

$V_{DD}=2.25$ to 3.63 V, $V_{SS}=0$ V, $T_a=-40$ to $+85$ °C, $C_{LOUT}=15$ pF unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit	
			MIN	TYP	MAX		
Operating current consumption *1	I_{DD}	5043A1B ($f_{OUT}=f_0$) measurement circuit 1, no load INHN="HIGH", $f_0=48$ MHz	$V_{DD}=2.5$ V		1.4	2.8	mA
			$V_{DD}=3.3$ V		1.7	3.4	
		5043A2B ($f_{OUT}=f_0/2$) measurement circuit 1, no load INHN="HIGH", $f_0=48$ MHz	$V_{DD}=2.5$ V		1.1	2.2	mA
			$V_{DD}=3.3$ V		1.4	2.7	
Standby current	I_{ST}	measurement circuit 1, INHN="LOW"			10	μA	
HIGH-level output voltage	V_{OH}	measurement circuit 3, Q pin, $I_{OH}=-4$ mA	$V_{DD}-0.4$			V	
LOW-level output voltage	V_{OL}	measurement circuit 3, Q pin, $I_{OL}=4$ mA			0.4	V	
Output leakage current	I_Z	measurement circuit 4 INHN="LOW"	$Q=V_{DD}$		10	μA	
			$Q=V_{SS}$	-10			
HIGH-level input voltage	V_{IH}	measurement circuit 5, INHN pin	$0.7V_{DD}$			V	
LOW-level input voltage	V_{IL}	measurement circuit 5, INHN pin			$0.3V_{DD}$	V	
INHN pull-up resistance	R_{PU1}	measurement circuit 6	INHN= V_{SS}	0.4	1.5	10	MΩ
	R_{PU2}		INHN= $0.7V_{DD}$	50	100	200	kΩ

*1. The consumption current $I_{DD}(C_{LOUT})$ with a load capacitance (C_{LOUT}) connected to the Q pin is given by the following equation, where I_{DD} is the no load consumption current and f_{OUT} is the output frequency.

$$I_{DD}(C_{LOUT})[\text{mA}] = I_{DD}[\text{mA}] + C_{LOUT}[\text{pF}] \times V_{DD}[\text{V}] \times f_{OUT}[\text{MHz}] \times 10^{-3}$$

AC Characteristics
Clock Output Characteristics (Q pin)

$V_{DD}=2.25$ to 3.63 V, $V_{SS}=0$ V, $T_a=-40$ to $+85^\circ\text{C}$, $C_{L\text{OUT}}=15$ pF unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit
			MIN	TYP	MAX	
Output duty cycle*1	DUTY	measurement circuit 1, threshold voltage $0.5V_{DD}$ DUTY = $T_W/T \times 100$	45	50	55	%
Rise time	t_r	measurement circuit 1, $0.1V_{DD} \rightarrow 0.9V_{DD}$			4.5	ns
Fall time	t_f	measurement circuit 1, $0.9V_{DD} \rightarrow 0.1V_{DD}$			4.5	ns
Output disable delay time	t_{OD}	measurement circuit 2*2, INHN = "HIGH" \rightarrow "LOW"			100	ns

*1. This parameter is measured using the NPC's standard crystal. Note that the values will vary with the crystal characteristics used or mounting conditions.

*2. Measurement circuit 2 takes an external input on the XT pin, without using a crystal.




Figure 1. Output switching waveform





Figure 2. Output disable timing chart

MEASUREMENT CIRCUITS


MEASUREMENT CIRCUIT 1

Measurement Parameter: I_{DD} , I_{ST} , DUTY, t_r , t_f




MEASUREMENT CIRCUIT 4

Measurement Parameter: I_Z




MEASUREMENT CIRCUIT 2

Measurement Parameter: t_{OD}




MEASUREMENT CIRCUIT 5

Measurement Parameter: V_{IH} , V_{IL}




MEASUREMENT CIRCUIT 3

Measurement Parameter: V_{OH} , V_{OL}



MEASUREMENT CIRCUIT 6

Measurement Parameter: R_{PU1} , R_{PU2}



FUNCTIONAL DESCRIPTION

Frequency Adjustment Function

The 5043 series ICs have a built-in oscillator frequency adjustment function. The frequency adjustment settings are written to and stored in internal EEPROM, making the devices easy to setup. A typical compensation sequence is shown below.




Figure 3. Center frequency adjustment




Figure 4. Temperature rotation compensation




Figure 5. Low-temperature characteristics compensation




Figure 6. High-temperature characteristics compensation

Power-saving Pull-up Resistor

The INHN pin pull-up resistance changes its value to R_{PU1} or R_{PU2} in response to the input level (OPEN, HIGH or LOW).

When INHN is tied to LOW level, the pull-up resistance becomes large (R_{PU1}), thus reducing the current consumed by the resistance.

When INHN is left open circuit or tied to HIGH level, the pull-up resistance becomes small (R_{PU2}), thus internal circuit of INHN becomes HIGH level.

Consequently, the IC is less susceptible to the effects of noise, helping to avoid problems such as the output stopping suddenly.

Oscillation Detection Function

The 5043 series have an oscillation detection circuit.

The oscillation detection circuit disables the output until crystal oscillation becomes stable when oscillation circuit starts up. This function avoids the abnormal oscillation in the initial power up and in a reactivation by INHN.

USAGE NOTES

Consideration for Mounting IC

Mount a ceramic chip capacitor that is larger than $0.01\mu\text{F}$ proximal to IC (within approximately 3mm) between VDD and VSS in order to obtain stable operation of 5043 series. In addition, the wiring pattern between IC and capacitor should be as wide as possible.

Please pay your attention to the following points at time of using the products shown in this document.

1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products. If you wish to use the Products in that apparatus, please contact our sales section in advance.
In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.
2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass production products.
5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

The logo for NPC (Seiko NPC Corporation) consists of the letters 'NPC' in a bold, black, sans-serif font. The 'N' and 'P' are connected at the top, and the 'C' is positioned to the right of the 'P'.

SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku,
Tokyo 104-0032, Japan
Telephone: +81-3-5541-6501
Facsimile: +81-3-5541-6510
<http://www.npc.co.jp/>
Email:sales@npc.co.jp

ND12041-E-00 2012.12