# NPC

# OVERVIEW

The WF5025 series are miniature crystal oscillator module ICs. They feature a damping resistor  $R_D$  matched to the crystal's characteristics to reduce crystal current. The pad layout is arranged for flip chip mounting, which gives the pattern design more flexibility, even for mounting ultra-miniature crystal oscillators that provide almost no space for wiring patterns. They support fundamental oscillation and 3rd overtone oscillation modes. The WF5025 series can be used to correspond to wide range of applications.

## FEATURES

- Pad layout optimized for flip chip mounting
- Miniature-crystal matched oscillator characteristics
- Operating supply voltage range
  - 2.5V operation: 2.25 to 2.75V
  - 3.0V operation: 2.7 to 3.6V
- Recommended operating frequency range
  - For fundamental oscillator
    - WF5025AL×: 20MHz to 50MHz
    - WF5025BL1: 20MHz to 100MHz
  - For 3rd overtone oscillator
    - WF5025ML×: 70MHz to 133MHz
- −40 to 85°C operating temperature range
- Oscillator capacitor with excellent frequency characteristics built-in

- Oscillator circuit with damping resistor R<sub>D</sub> builtin for reduced crystal current
- Standby function
- High impedance in standby mode, oscillator stops
- Low standby current
  - Power-saving pull-up resistor built-in
- Oscillation detector function
- Frequency divider built-in (WF5025AL×)
- varies with version:  $f_O$ ,  $f_O/2$ ,  $f_O/4$ ,  $f_O/8$ ,  $f_O/16$ ,  $f_O/32$
- CMOS output duty level (1/2VDD)
- 50 ± 5% output duty @ 1/2VDD
- 30pF output load
- Molybdenum-gate CMOS process

	Operating		Recommended	Output			Standby mode	
Version	Operating supply voltage range [V]	Oscillation mode	operating frequency range (fundamental oscillation) <sup>*1</sup> [MHz]	current (V <sub>DD</sub> = 2.5V) [mA]	Output frequency	Output duty level	Oscillator stop function	Output state
WF5025AL1			20 to 50		f <sub>O</sub>			Hi-Z
WF5025AL2		Fundamental		4	f <sub>O</sub> /2	- CMOS	Yes	
WF5025AL3	2.25 to 3.6				f <sub>O</sub> /4			
WF5025AL4	2.25 10 5.0				f <sub>O</sub> /8			
WF5025AL5					f <sub>O</sub> /16			
WF5025AL6					f <sub>O</sub> /32			
WF5025BL1*2	2.25 to 3.6	Fundamental	20 to 100	8	f <sub>O</sub>	CMOS	Yes	Hi-Z
WF5025MLA			70 to 80					
(WF5025MLB)	2.25 to 3.6	3rd overtone	80 to 100	8	f <sub>O</sub>	CMOS	Yes	Hi-Z
WF5025MLC			90 to 133					

# SERIES CONFIGURATION

\*1. The recommended operating frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillator frequency band is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

\*2. The WF5025BL1 has a higher maximum operating frequency, hence the negative resistance is also larger than in the WF5025AL× devices.


Note. These versions in parentheses () are under development. Please ask our Sales & Marketing section for further detail.

# **ORDERING INFORMATION**

Device	Package
WF5025×××-3	Wafer form

# PAD LAYOUT

(Unit: µm)




# **PIN DESCRIPTION and PAD DIMENSIONS**

Name	1/0		Pad dimensions [µm]		
Name	10		Х	Y	
INHN	I	Output state control input. H Power-saving pull-up resiste	ligh impedance when LOW (oscillator stops). or built-in.	144.6	413.4
XT	I	Amplifier input	Crystal connection pins.	171.0	144.6
XTN	0	Amplifier output	Crystal is connected between XT and XTN.	579.0	144.6
VDD	-	Supply voltage		618.2	438.6
Q	0		utput. Output frequency determined by internal circuit to one of $f_0$ , $f_0/2$ , $f_0/4$ , $f_0/8$ , $f_0/16$ , /32. High impedance in standby mode		705.4
VSS	_	Ground		131.8	718.2


# **BLOCK DIAGRAM**

# For Fundamental Oscillator (WF5025AL×, WF5025BL1)



INHN = LOW active

# For 3rd Overtone Oscillator (WF5025ML×)



INHN = LOW active

# **SPECIFICATIONS**

## **Absolute Maximum Ratings**

 $V_{SS} = 0V$ 

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V <sub>DD</sub>		-0.5 to +7.0	V
Input voltage range	V <sub>IN</sub>		–0.5 to V <sub>DD</sub> + 0.5	V
Output voltage range	V <sub>OUT</sub>		–0.5 to V <sub>DD</sub> + 0.5	V
Operating temperature range	T <sub>opr</sub>		-40 to +85	°C
Storage temperature range	T <sub>STG</sub>		-65 to +150	°C
Output current	I <sub>OUT</sub>		20	mA

## **Recommended Operating Conditions**

 $V_{SS} = 0V$ 

Parameter	Symbol		Condition		Rating <sup>*1</sup>		Unit
Farameter	Symbol		Condition		typ	max	Unit
		WF5025AL×	$CL \le 30 pF$	2.25	-	3.6	V
		WF5025BL1	$CL \leq 30 pF$	2.25	-	3.6	V
Operating outply valtage	V	WF5025MLA	$f \le 80MHz, CL \le 30pF$	2.25	-	3.6	V
Operating supply voltage	V <sub>DD</sub>	WF5025MLB	$f \le 100MHz, CL \le 30pF$	(2.25)	-	(3.6)	V
		WF5025MLC	$f \le 100MHz, CL \le 30pF$	2.25	-	3.6	V
			$f \le 133MHz, CL \le 15pF$	2.25	-	3.6	V
Input voltage	V <sub>IN</sub>			V <sub>SS</sub>	-	V <sub>DD</sub>	V
Operating temperature	T <sub>OPR</sub>			-40	-	+85	°C
		WF5025AL×	WF5025AL×		-	50	MHz
		WF5025BL1*3		20	-	100	MHz
Operating frequency <sup>*2</sup>	f <sub>O</sub>	WF5025MLA		70	-	80	MHz
		WF5025MLB*3	WF5025MLB <sup>*3</sup>		-	(100)	MHz
		WF5025MLC*3	3	90	_	133	MHz

\*1. Values in parentheses () are provisional only. \*2. The operating frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillator frequency band is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

\*3. When 2.5V operation, the ratings of switching characteristics are difference by the frequency or output load. Refer to "Switching Characteristics".

## **Electrical Characteristics**

# WF5025AL× (2.5V operation)

 $V_{DD}$  = 2.25 to 2.75V,  $V_{SS}$  = 0V, Ta = -40 to +85°C unless otherwise noted.

Parameter	Symbol	Condition		Rating		Unit	
Parameter	Symbol	Condition	min	typ	max	Unit	
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 1, V <sub>DD</sub> = 2.25V, I	<sub>DH</sub> = 4mA	1.65	1.95	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 2, $V_{DD}$ = 2.25V, $I_{OL}$ = 4mA		-	0.3	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
			V <sub>OH</sub> = V <sub>DD</sub>	-	-	10	μA
Output leakage current	Ιz	Q: Measurement cct 2, INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
			WF5025AL1	-	7	14	mA
		Measurement cct 3, load cct 1, INHN = open, C <sub>L</sub> = 30pF, f = 50MHz	WF5025AL2	-	4.5	9	mA
	I <sub>DD2</sub>		WF5025AL3	-	3.5	7	mA
Current consumption			WF5025AL4	-	2.9	5.8	mA
			WF5025AL5	-	2.5	5	mA
			WF5025AL6	-	2.4	4.8	mA
Standby current	I <sub>ST</sub>	Measurement cct 3, INHN = LOW		-	-	3	μA
	R <sub>UP1</sub>	Management and 4		2	6	12	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 4		20	100	200	kΩ
Feedback resistance	R <sub>f</sub>	Measurement cct 5		50	-	150	kΩ
Oscillator amplifier output resistance	R <sub>D</sub>	Design value. A monitor pattern on a wafer is tested.		340	400	460	Ω
Duilt in consoitance	C <sub>G</sub>	Design value. A menitor nettern an ex	union in tented	6.8	8	9.2	pF
Built-in capacitance	CD	Design value. A monitor pattern on a wafer is tested.		8.5	10	11.5	pF

# WF5025AL× (3.0V operation)

 $\mathsf{C}_\mathsf{G}$ 

 $C_{D}$ 

Built-in capacitance

Parameter	Symbol	Condition		Rating			
Parameter	Symbol	Condition		min	typ	max	
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 1, V <sub>DD</sub> = 2.7V, I <sub>OF</sub>	<sub>H</sub> = 4mA	2.3	2.4	-	
OW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 2, $V_{DD}$ = 2.7V, $I_{OL}$	= 4mA	-	0.3	0.4	
HIGH-level input voltage	V <sub>IH</sub>	INHN	NHN		_	-	
LOW-level input voltage	V <sub>IL</sub>	INHN		-	_	0.3V <sub>DD</sub>	
		$V_{OH} = V_{DD}$		-	_	10	
Dutput leakage current	Ιz	Q: Measurement cct 2, INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	_	10	
			WF5025AL1	-	8.5	17	
			WF5025AL2	-	5.5	11	
		Measurement cct 3, load cct 1,	WF5025AL3	-	4	8	
Current consumption	I <sub>DD2</sub>	$INHN = open, C_L = 30pF, f = 50MHz$	WF5025AL4	-	3.3	6.6	
			WF5025AL5	-	2.9	5.8	
			WF5025AL6	-	2.7	5.4	
Standby current	I <sub>ST</sub>	Measurement cct 3, INHN = LOW		-	_	5	
	R <sub>UP1</sub>	Management and 4		2	4	8	
NHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 4 Measurement cct 5 Design value. A monitor pattern on a wafer is tested.		15	75	150	
eedback resistance	R <sub>f</sub>			50	_	150	
Dscillator amplifier output esistance	R <sub>D</sub>			340	400	460	

Design value. A monitor pattern on a wafer is tested.

Unit

٧ ۷ ۷ ۷ μA μA mA mΑ mA mA mA mA μA MΩ kΩ kΩ

Ω

pF

рF

6.8

8.5

8

10

9.2

11.5

# WF5025BL1 (2.5V operation)

Parameter	Symbol	Condition				Unit	
Farameter	Symbol	Condition			typ	max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 1, V <sub>DD</sub> = 2.25V, I <sub>c</sub>	<sub>DH</sub> = 8mA	1.65	1.95	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 2, V <sub>DD</sub> = 2.25V, I <sub>c</sub>	<sub>DL</sub> = 8mA	-	0.3	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	_	V
LOW-level input voltage	V <sub>IL</sub>	INHN		_	-	0.3V <sub>DD</sub>	V
	-		$V_{OH} = V_{DD}$	-	-	10	μA
Output leakage current	Ι <sub>Ζ</sub>		V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
Current consumption	I <sub>DD2</sub>	Measurement cct 3, load cct 1, INHN = f = 100MHz	Measurement cct 3, load cct 1, INHN = open, C <sub>L</sub> = 30pF, f = 100MHz		14	28	mA
Standby current	I <sub>ST</sub>	Measurement cct 3, INHN = LOW		-	-	3	μA
	R <sub>UP1</sub>	Management and 4		2	6	12	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 4		20	100	200	kΩ
Feedback resistance	R <sub>f</sub>	Measurement cct 5		50	-	150	kΩ
Oscillator amplifier output resistance	R <sub>D</sub>	Design value. A monitor pattern on a wafer is tested.		170	200	230	Ω
Duilt in conseitonce	C <sub>G</sub>	Design value. A monitor pattern an av	under in tented	6.8	8	9.2	pF
Built-in capacitance	CD	Design value. A monitor pattern on a wafer is tested.		8.5	10	11.5	pF

 $V_{DD}$  = 2.25 to 2.75V,  $V_{SS}$  = 0V, Ta = -40 to +85°C unless otherwise noted.

## WF5025BL1 (3.0V operation)

 $V_{DD} = 2.7$  to 3.6V,  $V_{SS} = 0V$ , Ta = -40 to  $+85^{\circ}C$  unless otherwise noted.

Parameter	Cumhal	Condition			Unit		
Parameter	Symbol	Condition	min	typ	max	Unit	
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 1, $V_{DD}$ = 2.7V, $I_{OH}$ = 8mA		2.3	2.4	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 2, V <sub>DD</sub> = 2.7V, I <sub>O</sub>	L = 8mA	-	0.3	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
Output les les es summent			V <sub>OH</sub> = V <sub>DD</sub>	-	-	10	μA
Dutput leakage current	ΙZ	Q: Measurement cct 2, INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
Current consumption	I <sub>DD2</sub>	Measurement cct 3, load cct 1, INHN = f = 100MHz	Measurement cct 3, load cct 1, INHN = open, C <sub>L</sub> = 30pF, f = 100MHz		19	38	mA
Standby current	I <sub>ST</sub>	Measurement cct 3, INHN = LOW		-	-	5	μA
	R <sub>UP1</sub>	Management ant 4		2	4	8	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	- Measurement cct 4		15	75	150	kΩ
Feedback resistance	R <sub>f</sub>	Measurement cct 5		50	-	150	kΩ
Oscillator amplifier output resistance	R <sub>D</sub>	Design value. A monitor pattern on a wafer is tested.		170	200	230	Ω
Duilt in conseitence	C <sub>G</sub>			6.8	8	9.2	pF
Built-in capacitance	CD	Design value. A monitor pattern on a wafer is tested.		8.5	10	11.5	pF

# WF5025ML× (2.5V operation)

Deremeter	Symbol	Condition			Rating <sup>*1</sup>			Unit
Parameter	Symbol	Condi	uon		min	typ	max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 1, V <sub>DD</sub> = 2.2	25V, I <sub>OH</sub> = 8mA	١	1.65	1.95	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 2, V <sub>DD</sub> = 2.25V, I <sub>OL</sub> = 8mA			-	0.3	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN			0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN	INHN			-	0.3V <sub>DD</sub>	V
0.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4		0 Magazina (0 1011)	0.11	V <sub>OH</sub> = V <sub>DD</sub>	-	-	10	μA
Output leakage current	Ιz	: Measurement cct 2, INHN = LOW $V_{OL} = V_{SS}$		-	-	10	μA	
		Measurement cct 3, load cct 1,	f = 100MHz	WF5025MLB	-	TBD	TBD	mA
	I <sub>DD1</sub>	INHN = open, C <sub>L</sub> = 15pF	f = 133MHz	WF5025MLC	-	15	30	mA
Current consumption		Measurement cct 3, load cct 1, INHN = open, $C_L = 30pF$	f = 72MHz	WF5025MLA	-	11	22	mA
	I <sub>DD2</sub>		f = 100MHz	WF5025MLB	-	TBD	TBD	mA
			f = 100MHz	WF5025MLC	-	15	30	mA
Standby current	I <sub>ST</sub>	Measurement cct 3, INHN = LOV	Measurement cct 3, INHN = LOW			-	3	μA
	R <sub>UP1</sub>	Management			2	6	12	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 4			20	100	200	kΩ
		Design value. A monitor pattern on a wafer is tested. WF5025MLB			3.99	4.7	5.41	kΩ
AC feedback resistance	R <sub>f1</sub>				TBD	TBD	TBD	kΩ
			WF5025MLC			3.5	4.03	kΩ
DC feedback resistance	R <sub>f2</sub>	Measurement cct 5			50	-	150	kΩ
Oscillator amplifier output resistance	R <sub>D</sub>	Design value. A monitor pattern	on a wafer is te	ested.	85	100	115	Ω
AC feedback capacitance	C <sub>f</sub>	Design value. A monitor pattern	on a wafer is te	ested.	8.5	10	11.5	pF
				WF5025MLA	1.70	2	2.30	pF
	C <sub>G</sub>	Design value. A monitor pattern tested.	on a wafer is	WF5025MLB	(1.70)	(2)	(2.30)	pF
Duilt in consoitance				WF5025MLC	0.85	1	1.15	pF
Built-in capacitance				WF5025MLA	3.40	4	4.60	pF
	CD	Design value. A monitor pattern on a wafer is WF5025MLB WF5025MLB		(3.40)	(4)	(4.60)	pF	
				WF5025MLC	3.40	4	4.60	pF

 $V_{DD} = 2.25$  to 2.75V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

\*1. Values in parentheses () are provisional only.

# WF5025ML× (3.0V operation)

Parameter	Symbol	Condition				Rating <sup>*1</sup>			
Farameter	Symbol	Condi	uon		min	typ	max	Unit	
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 1, V <sub>DD</sub> = 2.7	7V, I <sub>OH</sub> = 8mA		2.3	2.4	-	V	
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 2, V <sub>DD</sub> = 2.7	Q: Measurement cct 2, $V_{DD}$ = 2.7V, $I_{OL}$ = 8mA			0.3	0.4	V	
HIGH-level input voltage	V <sub>IH</sub>	INHN	INHN			-	-	V	
LOW-level input voltage	V <sub>IL</sub>	INHN			-	-	0.3V <sub>DD</sub>	V	
		O: Maggurament act 0, INILIN	0.00	V <sub>OH</sub> = V <sub>DD</sub>	-	-	10	μA	
Output leakage current	Ιz	Q: Measurement cct 2, INHN = L	Q: Measurement cct 2, INHN = LOW		-	-	10	μA	
		Measurement cct 3, load cct 1,	f = 100MHz	WF5025MLB	-	TBD	TBD	mA	
	I <sub>DD1</sub>	INHN = open, C <sub>L</sub> = 15pF	f = 133MHz	WF5025MLC	-	20	40	mA	
Current consumption			f = 72MHz	WF5025MLA	-	15	30	mA	
	I <sub>DD2</sub>	Measurement cct 3, load cct 1, INHN = open, $C_L$ = 30pF	f = 100MHz	WF5025MLB	-	TBD	TBD	mA	
			f = 100MHz	WF5025MLC	-	20	40	mA	
Standby current	I <sub>ST</sub>	Measurement cct 3, INHN = LOV	Measurement cct 3, INHN = LOW			-	5	μA	
	R <sub>UP1</sub>	Management and 4			2	4	8	MΩ	
INHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 4			15	75	150	kΩ	
		Design value. A monitor pattern on a wafer is tested. WF5025MLA WF5025MLB WF5025MLC			3.99	4.7	5.41	kΩ	
AC feedback resistance	R <sub>f1</sub>				TBD	TBD	TBD	kΩ	
					2.97	3.5	4.03	kΩ	
DC feedback resistance	R <sub>f2</sub>	Measurement cct 5		1	50	-	150	kΩ	
Oscillator amplifier output resistance	R <sub>D</sub>	Design value. A monitor pattern	on a wafer is te	ested.	85	100	115	Ω	
AC feedback capacitance	C <sub>f</sub>	Design value. A monitor pattern	on a wafer is te	ested.	8.5	10	11.5	pF	
				WF5025MLA	1.70	2	2.30	pF	
	C <sub>G</sub>	Design value. A monitor pattern tested.	on a wafer is	WF5025MLB	(1.70)	(2)	(2.30)	pF	
Duilt in conseitones			WF5025MLC		0.85	1	1.15	pF	
Built-in capacitance				WF5025MLA	3.40	4	4.60	pF	
	CD	Design value. A monitor pattern on a wafer is WF5025MLB WF5025MLB		(3.40)	(4)	(4.60)	pF		
			WF5		3.40	4	4.60	pF	

\*1. Values in parentheses () are provisional only.

#### **Switching Characteristics**

#### WF5025AL× (2.5V operation)

 $V_{DD}$  = 2.25 to 2.75V,  $V_{SS}$  = 0V, Ta = -40 to +85°C unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit	
Farameter	Symbol	Condition			typ	max	Onit
Output rice time	t <sub>r1</sub>	Measurement cct 3, load cct 1,	C <sub>L</sub> = 15pF	-	3	6	ns
Output rise time	t <sub>r2</sub>	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub>	C <sub>L</sub> = 30pF	-	5	10	ns
Output fall time	t <sub>f1</sub>	Measurement cct 3, load cct 1, 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>	C <sub>L</sub> = 15pF	-	3	6	ns
	t <sub>f2</sub>		C <sub>L</sub> = 30pF	-	5	10	ns
Output duty cycle <sup>*1</sup>	Duty1	Measurement cct 3, load cct 1,	C <sub>L</sub> = 15pF	45	-	55	%
	Duty2	V <sub>DD</sub> = 2.5V, Ta = 25°C, f = 50MHz	C <sub>L</sub> = 30pF	45	-	55	%
Output disable delay time <sup>*2</sup>	t <sub>PLZ</sub>	Measurement cct 6, load cct 1, V <sub>DD</sub> = 1	2.5V, Ta = 25°C,	-	-	100	ns
Output enable delay time*2	t <sub>PZL</sub>	C <sub>L</sub> = 15pF		-	-	100	ns

\*1. The duty cycle characteristic is checked the sample chips of each production lot.

\*2. Oscillator stop function is built-in. When INHN goes LOW, normal output stops. When INHN goes HIGH, normal output is not resumed until after the oscillator start-up time has elapsed.

### WF5025AL× (3.0V operation)

 $V_{DD} = 2.7$  to 3.6V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit		
Farameter	Symbol				typ	max	onit	
Output rise time	t <sub>r1</sub>	Measurement cct 3, load cct 1,	C <sub>L</sub> = 15pF	-	2.5	5	ns	
Output rise time	t <sub>r2</sub>	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub>	C <sub>L</sub> = 30pF	-	4.5	9	ns	
Output fall time	t <sub>f1</sub>	Measurement cct 3, load cct 1, 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>	C <sub>L</sub> = 15pF	-	2.5	5	ns	
	t <sub>f2</sub>		C <sub>L</sub> = 30pF	-	4.5	9	ns	
	Duty1	Measurement cct 3, load cct 1,	C <sub>L</sub> = 15pF	45	-	55	%	
Output duty cycle <sup>*1</sup>	Duty2	V <sub>DD</sub> = 3.0V, Ta = 25°C, f = 50MHz	C <sub>L</sub> = 30pF	45	-	55	%	
Output disable delay time*2	t <sub>PLZ</sub>	Measurement cct 6, load cct 1, V <sub>DD</sub> =	3.0V, Ta = 25°C,	-	-	100	ns	
Output enable delay time <sup>*2</sup>	t <sub>PZL</sub>	C <sub>L</sub> = 15pF		-	-	100	ns	

\*1. The duty cycle characteristic is checked the sample chips of each production lot.

\*2. Oscillator stop function is built-in. When INHN goes LOW, normal output stops. When INHN goes HIGH, normal output is not resumed until after the oscillator start-up time has elapsed.

#### WF5025BL1 (2.5V operation)

Parameter	Cumhal	Oandition		11			
Parameter	Symbol Condition			min	typ	max	Unit
	t <sub>r1</sub>		C <sub>L</sub> = 15pF	-	2	4	ns
Output rise time	t <sub>r2</sub>		C <sub>L</sub> = 30pF	-	3	6	ns
	t <sub>r3</sub>	Measurement cct 3, load cct 1, $0.2V_{DD}$ to $0.8V_{DD}$	C <sub>L</sub> = 30pF	-	2.5	5	ns
Output fall time	t <sub>f1</sub>	Measurement cct 3, load cct 1, 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>	C <sub>L</sub> = 15pF	-	2	4	ns
	t <sub>f2</sub>		C <sub>L</sub> = 30pF	-	3	6	ns
	t <sub>f3</sub>	Measurement cct 3, load cct 1, $0.8V_{DD}$ to $0.2V_{DD}$	C <sub>L</sub> = 30pF	-	2.5	5	ns
	Duty1	Measurement cct 3, load cct 1, V <sub>DD</sub> = 2.5V, Ta = 25°C	C <sub>L</sub> = 15pF f = 100MHz	45	-	55	%
Output duty cycle <sup>*1</sup>	Duty2		C <sub>L</sub> = 30pF f = 80MHz	45	-	55	%
	Duty3		C <sub>L</sub> = 30pF f = 100MHz	40	-	60	%
Output disable delay time <sup>*2</sup>	t <sub>PLZ</sub>	Measurement cct 6, load cct 1, V <sub>DD</sub> = 2.5V, Ta = 25°C,		-	-	100	ns
Output enable delay time <sup>*2</sup>	t <sub>PZL</sub>	C <sub>L</sub> = 15pF	_	_	100	ns	

 $V_{DD} = 2.25$  to 2.75V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

\*1. The duty cycle characteristic is checked the sample chips of each production lot.

\*2. Oscillator stop function is built-in. When INHN goes LOW, normal output stops. When INHN goes HIGH, normal output is not resumed until after the oscillator start-up time has elapsed.

#### WF5025BL1 (3.0V operation)

 $V_{DD} = 2.7$  to 3.6V,  $V_{SS} = 0V$ , Ta = -40 to  $+85^{\circ}C$  unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit	
Falameter	Symbol	Condition	min	typ	max	Unit	
Output rise time	t <sub>r1</sub>	Measurement cct 3, load cct 1,	C <sub>L</sub> = 15pF	-	1.5	3	ns
Output rise time	t <sub>r2</sub>	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub>	C <sub>L</sub> = 30pF	-	2.5	5	ns
Output fall time	t <sub>f1</sub>	Measurement cct 3, load cct 1, 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>	C <sub>L</sub> = 15pF	-	1.5	3	ns
	t <sub>f2</sub>		C <sub>L</sub> = 30pF	-	2.5	5	ns
Output duty cycle*1	Duty1	Measurement cct 3, load cct 1,	C <sub>L</sub> = 15pF	45	-	55	%
	Duty2	V <sub>DD</sub> = 3.0V, Ta = 25°C, f = 100MHz	C <sub>L</sub> = 30pF	45	-	55	%
Output disable delay time <sup>*2</sup>	t <sub>PLZ</sub>	Measurement cct 6, load cct 1, V <sub>DD</sub> =	3.0V, Ta = 25°C,	-	-	100	ns
Output enable delay time <sup>*2</sup>	t <sub>PZL</sub>	C <sub>L</sub> = 15pF		-	-	100	ns

 $^{\ast}$  1. The duty cycle characteristic is checked the sample chips of each production lot.

\*2. Oscillator stop function is built-in. When INHN goes LOW, normal output stops. When INHN goes HIGH, normal output is not resumed until after the oscillator start-up time has elapsed.

#### WF5025ML× (2.5V operation)

Parameter	Symbol	с	Rating <sup>*1</sup>				
Parameter	Symbol		min	typ	max		
Output rice time	t <sub>r1</sub>	Measurement cct 3, load c	Measurement cct 3, load cct 1,			2	4
Output rise time	t <sub>r2</sub>			C <sub>L</sub> = 30pF	-	3	6
Output fall time	t <sub>f1</sub>	Measurement cct 3, load cct 1,		C <sub>L</sub> = 15pF	-	2	4
Output fall time	t <sub>f2</sub>	0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>		C <sub>L</sub> = 30pF	-	3	6
		Measurement cct 3,	f = 72MHz	WF5025MLA	45	-	55
	Duty1	load cct 1, V <sub>DD</sub> = 2.5V,	f = 100MHz	WF5025MLB	(45)	-	(55)
Output duty cycle <sup>*2</sup>		$Ta = 25^{\circ}C, C_{L} = 15pF$	f = 133MHz	WF5025MLC	45	-	55
Output duty cycle -	Duty2 loa	Measurement cct 3, load cct 1, V <sub>DD</sub> = 2.5V,	f = 72MHz	WF5025MLA	45	-	55
			f = 100MHz	WF5025MLB	(40)	-	(60)
		Ta = 25°C, $C_L$ = 30pF f = 100N		WF5025MLC	40	-	60
Output disable delay time <sup>*3</sup>	t <sub>PLZ</sub>	Measurement cct 6, load cct 1, $V_{DD} = 2.5V$ , Ta = 25°C,			-	-	100

Measurement cct 6, load cct 1,  $V_{DD}$  = 2.5V, Ta = 25°C,

 $V_{DD} = 2.25$  to 2.75V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

\*1. Values in parentheses () are provisional only.

Output enable delay time\*3

\*2. The duty cycle characteristic is checked the sample chips of each production lot.

t<sub>PZL</sub>

\*3. Oscillator stop function is built-in. When INHN goes LOW, normal output stops. When INHN goes HIGH, normal output is not resumed until after the oscillator start-up time has elapsed.

#### WF5025ML× (3.0V operation)

 $V_{DD} = 2.7$  to 3.6V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

 $C_L = 15 pF$ 

Parameter	Symbol	I Condition				Rating <sup>*1</sup>		
Falameter	Symbol					typ	max	Unit
Output rice time	t <sub>r1</sub>	Measurement cct 3, load cct 1, C <sub>L</sub> = 15pF		C <sub>L</sub> = 15pF	-	1.5	3	ns
Output rise time	t <sub>r2</sub>	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub>		C <sub>L</sub> = 30pF	-	2.5	5	ns
Output fall time	t <sub>f1</sub>	Measurement cct 3, load cc	:t 1,	C <sub>L</sub> = 15pF	-	1.5	3	ns
Output fail time	t <sub>f2</sub>	0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>		C <sub>L</sub> = 30pF	-	2.5	5	ns
	Duty1	Measurement cct 3, load cct 1, V <sub>DD</sub> = 3.0V, Ta = 25°C, C <sub>L</sub> = 15pF	f = 72MHz	WF5025MLA	45	-	55	%
			f = 100MHz	WF5025MLB	(45)	-	(55)	%
			f = 133MHz	WF5025MLC	45	-	55	%
Output duty cycle <sup>*2</sup>	lo	Measurement cct 3,	f = 72MHz	WF5025MLA	45	-	55	%
		load cct 1, $V_{DD} = 3.0V$ , Ta = 25°C, $C_L = 30pF$	f = 100MHz	WF5025MLB	(45)	-	(55)	%
	Measurement cct 3, load cct Ta = 25°C, $C_L$ = 30pF, f = 10			WF5025MLC	45	-	55	%
Output disable delay time*3	t <sub>PLZ</sub>	Measurement cct 6, load cct 1, $V_{DD} = 3.0V$ , Ta = 25°C,			_	-	100	ns
Output enable delay time*3	t <sub>PZL</sub>	C <sub>L</sub> = 15pF			-	-	100	ns

\*1. Values in parentheses () are provisional only.

\*2. The duty cycle characteristic is checked the sample chips of each production lot.

\*3. Oscillator stop function is built-in. When INHN goes LOW, normal output stops. When INHN goes HIGH, normal output is not resumed until after the oscillator start-up time has elapsed.

Unit

ns ns ns ns % % % % % %

ns

ns

100

# FUNCTIONAL DESCRIPTION

# **Standby Function**

When INHN goes LOW, the oscillator stops and the oscillator output on Q becomes high impedance.


Version	INHN	Q	Oscillator
WF5025AL×	HIGH (or open)	Any f_O, f_O/2, f_O/4, f_O/8, f_O/16 or f_O/32 output frequency	Normal operation
WF5025BL1, ML×	fildir (or open)	f <sub>O</sub>	Normal operation
WF5025AL $\times$ , BL1, ML $\times$	LOW	High impedance	Stopped


# **Power-saving Pull-up Resistor**

The INHN pull-up resistance changes in response to the input level (HIGH or LOW). When INHN goes LOW (standby state), the pull-up resistance becomes large to reduce the current consumption during standby.


# **MEASUREMENT CIRCUITS**

#### Measurement cct 1







#### **Measurement cct 2**




#### Measurement cct 3




#### Measurement cct 4



#### **Measurement cct 5**




#### Measurement cct 6




2Vp-p, 10MHz sine wave input signal C1:  $0.001 \mu F$  R1:  $50 \Omega$ 

#### Load cct 1




## Switching Time Measurement Waveform

# Output duty level, t<sub>r</sub>, t<sub>f</sub>



#### **Output Enable/Disable Delay**

when the device is in standby, the oscillator stops. When standby is released, the oscillator starts and stable oscillator output occurs after a short delay.



INHN input waveform  $tr = tf \le 10ns$ 

Please pay your attention to the following points at time of using the products shown in this document.

NPC

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

#### SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku, Tokyo 104-0032, Japan Telephone: +81-3-5541-6501 Facsimile: +81-3-5541-6510 http://www.npc.co.jp/ Email: sales@npc.co.jp

NC0315DE 2006.04