

OVERVIEW



The 5072 series is 155MHz VCXO IC. It incorporates a 155.52MHz fundamental frequency oscillator circuit and a differential LV-PECL output circuit on a single chip. The oscillator circuit features characteristics optimized for VCXO operation, and includes a varicap connection pin. The 5072 series can be configured with few external components, making them ideal as miniature VCXO modules.

FEATURES

- 3.0 to 3.6V operating supply voltage range
- 70MHz to 200MHz oscillator frequency range
- Differential LV-PECL output
- 50 ± 5% output duty
(measured at the output crossing point)
- Output enable function
- -40 to +85°C operating temperature range
- Chip form (CF5072×A)

ORDERING INFORMATION


Device	Package
CF5072×A-1	Chip form

BLOCK DIAGRAM**5072BA****5072CA****ESD sensitive device:**

The XR pin is not equipped with a protection circuit. Accordingly, its electrostatic withstand voltage is significantly lower than that of the other pins.

ESD breakdown prevention handling precautions are strongly recommended.

PAD LAYOUT

(Unit: μm)

PAD DESCRIPTION AND DIMENSIONS

Pad No.	Name	I/O ^{*1}	Function	Pad dimensions [μm]		Pad size [μm]	
				X	Y	X	Y
1	VSS1	–	Oscillator ground	125	135	110	100
2	TEST	I	IC test pin (leave open circuit for normal operation)	1283	160	90	90
3	OE	I	Output enable 5072BA: pull-up resistor built-in 5072CA: pull-down resistor built-in	1695	135	110	100
4	VSS2	–	Ground	1695	268	110	100
5	OUT	O	Differential LV-PECL non-inverting output (true)	1695	460	110	100
6	OUTN	O	Differential LV-PECL inverting output (complementary)	1695	673	110	100
7	VDD1	–	ECL buffer supply	1695	865	110	100
8	VDD2	–	Supply	643	865	100	110
9	XIN	I	Crystal unit connection	125	828	110	100
10	XC	O	Varicap anode connection	125	708	110	100
11	NC	–	No connection (leave open circuit for normal operation)	125	495	110	100
12	XR ^{*2}	I	Varicap cathode connection and inductor connection	125	375	110	100
13	VC	I	Control voltage pin	125	255	110	100

*1. I: Input, O: Output

*2. The XR pin electrostatic withstand voltage is weaker than the other pins. The electrostatic withstand voltage of pins, excluding XR, is the same as that for existing NPC devices.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage range ^{*1}	V _{DD}	VDD1, VDD2 pins	V _{SS} – 0.5 to V _{SS} + 7.0	V
Input voltage range ^{*1 *2}	V _{IN}	Input pins	V _{SS} – 0.5 to V _{DD} + 0.5	V
Output voltage range ^{*1 *2}	V _{OUT}	Output pins	V _{SS} – 0.5 to V _{DD} + 0.5	V
Storage temperature range ^{*3}	T _{STG}		–65 to +150	°C

*1. This parameter rating is the values that must never exceed even for a moment. This product may suffer breakdown if this parameter rating is exceeded. Operation and characteristics are guaranteed only when the product is operated at recommended operating conditions.

*2. V_{DD} is a V_{DD} value of recommended operating conditions.

*3. When stored in nitrogen or vacuum atmosphere applied to IC itself only (excluding packaging materials).

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Rating			Unit
			Min	Typ	Max	
Supply voltage	V _{DD}		3.0	–	3.6	V
Operating temperature	T _{OPR}		–40	–	+85	°C
Output load	R _L	Terminated to V _{DD} – 2V	–	50	–	Ω
Output frequency	f _{OUT}		70	–	200	MHz

Note. Since it may influence the reliability if it is used out of range of recommended operating conditions, this product should be used within this range.

ELECTRICAL CHARACTERISTICS

DC Characteristics

Recommended operating conditions apply unless otherwise noted.

Parameter	Symbol	Conditions	Rating			Unit	
			Min	Typ	Max		
Current consumption 1	I_{DD1}	Measurement circuit 1, output terminated to $V_{DD} - 2V$, OE = OPEN	–	50	88	mA	
Current consumption 2	I_{DD2}	Measurement circuit 1, output terminated to $V_{DD} - 2V$ 5072BA: OE = LOW, 5072CA: OE = HIGH	–	10	20	mA	
HIGH-level output voltage	V_{OH}	Measurement circuit 2, $V_{DD} = 3.3V$, OUT/OUTN pins, OE = OPEN	Ta = 0 to +85°C	2.275	2.350	2.420	V
			Ta = –40 to 0°C	2.215	2.295	2.420	V
LOW-level output voltage	V_{OL}	Measurement circuit 2, $V_{DD} = 3.3V$, OUT/OUTN pins, OE = OPEN	Ta = 0 to +85°C	1.490	1.600	1.680	V
			Ta = –40 to 0°C	1.470	1.605	1.745	V
HIGH-level input voltage	V_{IH}	Measurement circuit 3, OE pin	$0.7V_{DD}$	–	–	V	
LOW-level input voltage	V_{IL}	Measurement circuit 3, OE pin	–	–	$0.3V_{DD}$	V	
HIGH-level input current	I_{IH}	Measurement circuit 4, OE pin	5072BA $V_{IH} = 0.7V_{DD}$	20	–	200	μA
			5072CA $V_{IH} = V_{DD}$	–	–	20	μA
LOW-level input current	I_{IL}	Measurement circuit 4, OE pin	5072BA $V_{IL} = 0V$	–	–	20	μA
			5072CA $V_{IL} = 0.3V_{DD}$	20	–	200	μA
Input impedance	Z_{IN}	Measurement circuit 5, measured between supply and VC	10	–	–	$M\Omega$	
VC resistance	R_{VC}	Measurement circuit 6, measured between VC and XR	100	150	200	$k\Omega$	
Pull-down resistance	R_S	Measurement circuit 7, measured between VSS and XC	10	20	40	$k\Omega$	

AC Characteristics

Recommended operating conditions apply unless otherwise noted.

Parameter	Symbol	Conditions	Rating			Unit
			Min	Typ	Max	
Output duty cycle 1	Duty1	Measurement circuit 1, measured at output crossing point, Ta = 25°C, V _{DD} = 3.3V	45	50	55	%
Output duty cycle 2	Duty2	Measurement circuit 1, measured at 50% output swing, Ta = 25°C, V _{DD} = 3.3V	45	50	55	%
Output swing	V _{OPP}	Measurement circuit 1, peak-to-peak of output waveform	0.4	–	–	V
Output rise time	t _r	Measurement circuit 1, output swing 20% to 80%	–	0.5	1	ns
Output fall time	t _f	Measurement circuit 1, output swing 80% to 20%	–	0.5	1	ns
Output enable delay time	t _{OE}	Measurement circuit 3, Ta = 25°C	–	–	200	ns
Output disable delay time	t _{OD}	Measurement circuit 3, Ta = 25°C	–	–	200	ns




Figure 1. Output waveform




Figure 2. OE timing waveform (5072BA)





Figure 3. OE timing waveform (5072CA)

MEASUREMENT CIRCUITS


Measurement Circuit 1

Parameters: I_{DD1} , I_{DD2} , Duty1, Duty2, V_{OPP} , t_r , t_f



Measurement Circuit 2


Parameters: V_{OH} , V_{OL}



When XIN = HIGH: OUT is tied LOW (V_{OL})
 OUTN is tied HIGH (V_{OH})
 When XOUT = LOW: OUT is tied HIGH (V_{OH})
 OUTN is tied LOW (V_{OL})

Measurement Circuit 3

Parameters: V_{IH} , V_{IL} , t_{OE} , t_{OD}




V_{IH} : output state changes $V_{SS} \rightarrow V_{DD}$
 V_{IL} : output state changes $V_{DD} \rightarrow V_{SS}$
 OE: disable function


Measurement Circuit 4




Parameter: I_{IH} , I_{IL}

5072BA



5072CA




Measurement Circuit 5Parameter: Z_{IN} **Measurement Circuit 6**Parameter: R_{VC} **Measurement Circuit 7**Parameter: R_S 

FUNCTIONAL DESCRIPTION

Oscillator Equivalent Circuit

The oscillator can be represented by the equivalent circuit shown below. The crystal unit is connected to XIN, and the other terminal is connected to the L_S and R_P network. A varicap is added with cathode connected to XR, and anode connected to XC.

The control voltage is applied to the VC pin, with high-resistance element connected between VC and XR built-in.



Note. R_P is a damping resistor to prevent parasitic oscillation due to the combined effects of the external inductor (expander coil) and varicap capacitance/internal capacitance. It is recommended that R_P be connected in parallel with L_S .

Oscillator internal capacitors (design value)

Version	Internal capacitance [pF] (design value)	
	C1	C2
5072BA	11.2	14.4
5072CA		

Selecting external constants

The L_S and R_P values should be selected such that both (a) the resonance point in the loop formed by L_S and C_0 , C_L , C_{VC} is higher than the crystal oscillator frequency, and (b) the resonance point does not satisfy the oscillation condition. (C_0 is the crystal shunt capacitance, C_L is the oscillator equivalent circuit capacitance, and C_{VC} is the varicap capacitance.)


In the oscillator circuit, if the crystal capacitance C_0 is 2.85pF, the varicap (C_{VC}) is a HVC350B (Renesas), and the oscillator frequency is 155.52MHz, then values in the order $L_S = 220\text{nH}$, $R_P = 2.2\text{k}\Omega$ or $L_S = 180\text{nH}$, $R_P = 1.8\text{k}\Omega$ will satisfy the conditions above. The optimal values for L_S and R_P will vary with crystal characteristics, oscillator frequency, and varicap diode, thus the values selected should be thoroughly evaluated.

Output Circuit


The output is enabled/disabled using the OE pin. Outputs are high impedance when disabled. The OE pin logic is shown in the following table.

Version	OE	OUT	OUTN
5072BA	HIGH or open	CLK output	CLK output
	LOW	High impedance	High impedance
5072CA	HIGH	High impedance	High impedance
	LOW or open	CLK output	CLK output

5072BA



5072CA



Please pay your attention to the following points at time of using the products shown in this document.

1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products. If you wish to use the Products in that apparatus, please contact our sales section in advance.
In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.
2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass-production products.
5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals form appropriate government agencies.

The logo for NPC (Seiko NPC Corporation) consists of the letters 'NPC' in a bold, black, sans-serif font. The letters are closely spaced and have a slightly irregular, hand-drawn appearance.

SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku,
Tokyo 104-0032, Japan
Telephone: +81-3-5541-6501
Facsimile: +81-3-5541-6510
<http://www.npc.co.jp/>
Email: sales@npc.co.jp

NC0212DE 2011.01